Patents by Inventor Chin-Yu Tsai
Chin-Yu Tsai has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11972537Abstract: A method for flattening a three-dimensional shoe upper template is provided. The method includes providing a three-dimensional last model, obtaining a three-dimensional grid model, obtaining a three-dimensional thickened grid model, obtaining a two-dimensional initial-value grid model, and obtaining a two-dimensional grid model with the smallest energy value. A system and a non-transitory computer-readable medium for performing the method are also provided. The method makes it possible to precisely flatten a three-dimensional last model with a non-developable surface and thereby convert the three-dimensional last model into a two-dimensional grid model.Type: GrantFiled: August 19, 2022Date of Patent: April 30, 2024Assignee: YU JUNG CHANG TECHNOLOGY CO., LTD.Inventors: Chih-Chuan Chen, Wei-Hsiang Tsai, Chin-Yu Chen, Ching-Cherng Sun, Jann-Long Chern, Yu-Kai Lin
-
Patent number: 11939664Abstract: A semiconductor process system includes a process chamber. The process chamber includes a wafer support configured to support a wafer. The system includes a bell jar configured to be positioned over the wafer during a semiconductor process. The interior surface of the bell jar is coated with a rough coating. The rough coating can include zirconium.Type: GrantFiled: August 30, 2021Date of Patent: March 26, 2024Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Meng-Chun Hsieh, Tsung-Yu Tsai, Hsing-Yuan Huang, Chih-Chang Wu, Szu-Hua Wu, Chin-Szu Lee
-
Publication number: 20240088030Abstract: Provided are semiconductor devices that include a first gate structure having a first end cap portion, a second gate structure having a second end cap portion coaxial with the first gate structure, a first dielectric region separating the first end cap portion and the second end cap portion, a first conductive element extending over the first gate structure, a second conductive element extending over the second gate structure, and a gate via electrically connecting the second gate structure and the second conductive element, with the first dielectric region having a first width and being positioned at least partially under the first conductive element and defines a spacing between the gate via and an end of the second end cap portion that exceeds a predetermined distance.Type: ApplicationFiled: January 23, 2023Publication date: March 14, 2024Inventors: Chin-Liang CHEN, Chi-Yu LU, Ching-Wei TSAI, Chun-Yuan CHEN, Li-Chun TIEN
-
Patent number: 11387323Abstract: An integrated circuit includes an extended drain MOS transistor. The substrate of the integrated circuit has a lower layer with a first conductivity type. A drain well of the extended drain MOS transistor has the first conductivity type. The drain well is separated from the lower layer by a drain isolation well having a second, opposite, conductivity type. A source region of the extended drain MOS transistor is separated from the lower layer by a body well having the second conductivity type. Both the drain isolation well and the body well contact the lower layer. An average dopant density of the second conductivity type in the drain isolation well is less than an average dopant density of the second conductivity type in the body well.Type: GrantFiled: July 17, 2020Date of Patent: July 12, 2022Assignee: Texas Instruments IncorporatedInventors: Chin-yu Tsai, Guruvayurappan Mathur
-
Publication number: 20200350405Abstract: An integrated circuit includes an extended drain MOS transistor. The substrate of the integrated circuit has a lower layer with a first conductivity type. A drain well of the extended drain MOS transistor has the first conductivity type. The drain well is separated from the lower layer by a drain isolation well having a second, opposite, conductivity type. A source region of the extended drain MOS transistor is separated from the lower layer by a body well having the second conductivity type. Both the drain isolation well and the body well contact the lower layer. An average dopant density of the second conductivity type in the drain isolation well is less than an average dopant density of the second conductivity type in the body well.Type: ApplicationFiled: July 17, 2020Publication date: November 5, 2020Inventors: Chin-yu Tsai, Guruvayurappan Mathur
-
Patent number: 10756187Abstract: An integrated circuit includes an extended drain MOS transistor. The substrate of the integrated circuit has a lower layer with a first conductivity type. A drain well of the extended drain MOS transistor has the first conductivity type. The drain well is separated from the lower layer by a drain isolation well having a second, opposite, conductivity type. A source region of the extended drain MOS transistor is separated from the lower layer by a body well having the second conductivity type. Both the drain isolation well and the body well contact the lower layer. An average dopant density of the second conductivity type in the drain isolation well is less than an average dopant density of the second conductivity type in the body well.Type: GrantFiled: March 28, 2019Date of Patent: August 25, 2020Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Chin-yu Tsai, Guruvayurappan Mathur
-
Patent number: 10505037Abstract: A p-channel drain extended metal oxide semiconductor (DEPMOS) device includes a doped surface layer at least one nwell finger defining an nwell length and width direction within the doped surface layer. A first pwell is on one side of the nwell finger including a p+ source and a second pwell is on an opposite side of the nwell finger including a p+ drain. A gate stack defines a channel region of the nwell finger between the source and drain. A field dielectric layer is on a portion of the doped surface layer defining active area boundaries including a first active area having a first active area boundary including a first active area boundary along the width direction (WD boundary). The nwell finger includes a reduced doping finger edge region over a portion of the WD boundary.Type: GrantFiled: March 8, 2018Date of Patent: December 10, 2019Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Chin-Yu Tsai, Imran Khan, Xiaoju Wu
-
Publication number: 20180197986Abstract: A p-channel drain extended metal oxide semiconductor (DEPMOS) device includes a doped surface layer at least one nwell finger defining an nwell length and width direction within the doped surface layer. A first pwell is on one side of the nwell finger including a p+ source and a second pwell is on an opposite side of the nwell finger including a p+ drain. A gate stack defines a channel region of the nwell finger between the source and drain. A field dielectric layer is on a portion of the doped surface layer defining active area boundaries including a first active area having a first active area boundary including a first active area boundary along the width direction (WD boundary). The nwell finger includes a reduced doping finger edge region over a portion of the WD boundary.Type: ApplicationFiled: March 8, 2018Publication date: July 12, 2018Inventors: CHIN-YU TSAI, IMRAN KHAN, XIAOJU WU
-
Patent number: 9947783Abstract: A p-channel drain extended metal oxide semiconductor (DEPMOS) device includes a doped surface layer at least one nwell finger defining an nwell length and width direction within the doped surface layer. A first pwell is on one side of the nwell finger including a p+ source and a second pwell is on an opposite side of the nwell finger including a p+ drain. A gate stack defines a channel region of the nwell finger between the source and drain. A field dielectric layer is on a portion of the doped surface layer defining active area boundaries including a first active area having a first active area boundary including a first active area boundary along the width direction (WD boundary). The nwell finger includes a reduced doping finger edge region over a portion of the WD boundary.Type: GrantFiled: April 21, 2016Date of Patent: April 17, 2018Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Chin-Yu Tsai, Imran Khan, Xiaoju Wu
-
Publication number: 20170309744Abstract: A p-channel drain extended metal oxide semiconductor (DEPMOS) device includes a doped surface layer at least one nwell finger defining an nwell length and width direction within the doped surface layer. A first pwell is on one side of the nwell finger including a p+source and a second pwell is on an opposite side of the nwell finger including a p+drain. A gate stack defines a channel region of the nwell finger between the source and drain. A field dielectric layer is on a portion of the doped surface layer defining active area boundaries including a first active area having a first active area boundary including a first active area boundary along the width direction (WD boundary). The nwell finger includes a reduced doping finger edge region over a portion of the WD boundary.Type: ApplicationFiled: April 21, 2016Publication date: October 26, 2017Inventors: CHIN-YU TSAI, IMRAN KHAN, XIAOJU WU
-
Publication number: 20170172717Abstract: A dental carrier comprises a thermoplastic carrier. The thermoplastic carrier has a pattern structure. After heating the thermoplastic carrier, the thermoplastic carrier is provided with a user to be impressed by teeth or alveolar ridge for forming teeth or alveolar ridge model of the user. Compared to the prior art, the dental carrier of the present invention can provide the dental medicament contained in the pattern structure to be precisely applied and hold onto the treatment area and the medicament can be evenly coated on the teeth, root, or periodontal tissue for the treatment of teeth. When the dental carrier is not used to carry medicament, the pattern structure can improve the mechanical strength and fitness of the dental carrier to be used as a biteplate, orthodontic retainer, periodontal dressing for treatment or protection or mouth guard in sports.Type: ApplicationFiled: December 20, 2016Publication date: June 22, 2017Inventors: WIN-PING DENG, HENG-YU LIU, HSIN-HUA CHOU, CHIN-YU TSAI, CHIUNG-FANG HUANG, CHUN-HSIANG WEN, PING-CHEN CHEN, CHING-SUNG CHEN, CHENG-HUSAN LIN, KAI-HAN LIAO
-
Patent number: 9608109Abstract: An n-channel DEMOS device a pwell finger defining a length and a width direction formed within a doped surface layer. A first nwell is on one side of the pwell finger including a source and a second nwell on an opposite side of the pwell finger includes a drain. A gate stack is over a channel region the pwell finger between the source and drain. A field dielectric layer is on the surface layer defining a first active area including a first active area boundary along the width direction (WD boundary) that has the channel region therein. A first p-type layer is outside the first active area at least a first minimum distance from the WD boundary and a second p-type layer is doped less and is closer to the WD boundary than the first minimum distance.Type: GrantFiled: April 21, 2016Date of Patent: March 28, 2017Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Chin-Yu Tsai, Imran Khan, Shaoping Tang
-
Patent number: 6806541Abstract: An electronic device architecture is described comprising a field effect device in an active region 22 of a substrate 10. Channel stop implant regions 28a and 28b are used as isolation structures and are spaced apart from the active region 22 by extension zones 27a and 27b. The spacing is established by using an inner mask layer 20 and an outer mask layer 26 to define the isolation structures.Type: GrantFiled: March 1, 2004Date of Patent: October 19, 2004Assignee: Texas Instruments IncorporatedInventors: Lily X. Springer, Binghua Hu, Chin-Yu Tsai, Jozef C. Mitros
-
Publication number: 20040169253Abstract: An electronic device architecture is described comprising a field effect device in an active region 22 of a substrate 10. Channel stop implant regions 28a and 28b are used as isolation structures and are spaced apart from the active region 22 by extension zones 27a and 27b. The spacing is established by using an inner mask layer 20 and an outer mask layer 26 to define the isolation structures.Type: ApplicationFiled: March 1, 2004Publication date: September 2, 2004Inventors: Lily X. Springer, Binghua Hu, Chin-Yu Tsai, Jozef C. Mitros
-
Patent number: 6784493Abstract: A power integrated circuit architecture (10) having a high side transistor (100) interposed between a control circuit (152) and a low side transistor (100) to reduce the effects of the low side transistor on the operation of the control circuit. The low side transistor has a heavily p-doped region (56) designed to reduce minority carrier lifetime and improve minority carrier collection to reduce the minority carriers from disturbing the control circuit. The low side transistor has a guardring (16) tied to an analog ground, whereby the control circuit is tied to a digital ground, such that the collection of the minority carriers into the analog ground does not disturb the operation of the control circuit. The low side transistor is comprised of multiple transistor arrays (90) partitioned by at least one deep n-type region (16), which deep n-type region forms a guardring about the respective transistor array.Type: GrantFiled: June 11, 2002Date of Patent: August 31, 2004Assignee: Texas Instruments IncorporatedInventors: Taylor R. Efland, David A. Grant, Ramanathan Ramani, Dale Skelton, David D. Briggs, Chin-Yu Tsai
-
Patent number: 6770935Abstract: An array (90) of transistors (50) formed in a p-type layer (34), and including a second heavily doped p-type region (56) laterally extending proximate the drain of each transistor to collect minority carriers of the transistors. A deep n-type region (16) is formed in the p-type layer (34) and proximate a n-type buried layer (14) together forming a guardring about the drain regions of the plurality of transistors. The array of transistors may be interconnected in parallel to form a large power FET, whereby the heavily doped second p-type region (56) reduces the minority carrier lifetime proximate the drains of the transistors. The guardring (14, 16) collects the minority carriers (T1) and is isolated from the drains of the transistors. Preferably, the transistors are formed in a P-epi tank that is isolated by the guardring. The P-epi tank is preferably formed upon a buried NBL layer, and the deep n-type region is an N+ well extending to the buried NBL layer.Type: GrantFiled: June 11, 2002Date of Patent: August 3, 2004Assignee: Texas Instruments IncorporatedInventors: Taylor R. Efland, David A. Grant, Ramanathan Ramani, Chin-Yu Tsai, Dale Skelton
-
Patent number: 6753202Abstract: A method for the fabrication of a light-sensing diode in a high-resistivity semiconductor substrate. A high-energy implant of ions into the substrate is patterned to form an annular well of the same conductivity type as the substrate; followed by a second high-energy implant of the opposite conductivity type, within the center of the annulus; followed by a third implant, of lower energy and high dosage, to form a region of the first conductivity type extending laterally near the substrate surface. The resulting diode junction is thereby patterned to include two planes near the substrate surface, allowing incident light to traverse the junction twice.Type: GrantFiled: May 28, 2003Date of Patent: June 22, 2004Assignee: Texas Instruments IncorporatedInventors: Zhiliang J. Chen, Kuok Y. Ling, Hisashi Shichijo, Katsuo Komatsuzaki, Chin-Yu Tsai
-
Patent number: 6753575Abstract: A tank-isolated drain extended power device (50, 60, 70, 80) having an added laterally extending heavily doped p-type region (56, 62, 72) in combination with a p-type Dwell (32) which reduces minority carrier buildup. The p-doped regions are defined in a P-epi layer surrounded by a buried NBL region (14) connected with a deep low resistance drain region (16) forming a guardring. This additional laterally extending p-doped region (56,62,72) reduces minority carrier build up such that recovery time is significantly reduced, and power loss is also significantly reduced due to reduced collection time of the minority carriers. The device may be formed as an LDMOS device.Type: GrantFiled: June 11, 2002Date of Patent: June 22, 2004Assignee: Texas Instruments IncorporatedInventors: Taylor R. Efland, Chin-Yu Tsai
-
Patent number: 6730569Abstract: An electronic device architecture is described comprising a field effect device in an active region 22 of a substrate 10. Channel stop implant regions 28a and 28b are used as isolation structures and are spaced apart from the active region 22 by extension zones 27a and 27b. The spacing is established by using an inner mask layer 20 and an outer mask layer 26 to define the isolation structures.Type: GrantFiled: October 25, 2001Date of Patent: May 4, 2004Assignee: Texas Instruments IncorporatedInventors: Lily X. Springer, Binghua Hu, Chin-Yu Tsai, Jozef C. Mitros
-
Patent number: 6729886Abstract: A tank-isolated drain extended power device (50, 60, 70, 80) having an added laterally extending heavily doped p-type region (56, 62, 72) in combination with a p-type Dwell (32) which reduces minority carrier buildup. The p-doped regions are defined in a P-epi layer surrounded by a buried NBL region (14) connected with a deep low resistance drain region (16) forming a guardring. This additional laterally extending p-doped region (56,62,72) reduces minority carrier build up such that recovery time is significantly reduced, and power loss is also significantly reduced due to reduced collection time of the minority carriers. The device may be formed as an LDMOS device.Type: GrantFiled: June 11, 2002Date of Patent: May 4, 2004Assignee: Texas Instruments IncorporatedInventors: Taylor R. Efland, Chin-Yu Tsai