Patents by Inventor Chirag S. Patel
Chirag S. Patel has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20090085217Abstract: A semiconductor device includes a carrier, a semiconductor chip formed on the carrier, and a micro-chip which is electrically connected to the chip, and includes a thickness which is less than a thickness of the chip.Type: ApplicationFiled: September 28, 2007Publication date: April 2, 2009Inventors: John U. Knickerbocker, Chirag S. Patel
-
Publication number: 20090072392Abstract: Interconnects are formed on attachment points of a wafer by performing several steps. A plurality of cavities having a predetermined shape is formed in a semiconductor substrate. These cavities are then filled with an interconnect material to form the interconnects. The interconnects are subsequently attached to the attachment points of the wafer.Type: ApplicationFiled: September 18, 2007Publication date: March 19, 2009Applicant: International Business Machines CorporationInventors: Bing Dang, Peter A. Gruber, Luc Guerin, Chirag S. Patel
-
Patent number: 7488680Abstract: Conductive through vias are formed in electronic devices and electronic device carrier, such as, a silicon chip carrier. An annulus cavity is etched into the silicon carrier from the top side of the carrier and the cavity is filled with insulating material to form an isolation collar around a silicon core region. An insulating layer with at least one wiring level, having a portion in contact with the silicon core region, is formed on the top side of the carrier. Silicon is removed from the back side of the carrier sufficient to expose the distal portion of the isolation collar. The core region is etched out to expose the portion of the wiring level in contact with the silicon core region to form an empty via. The via is filled with conductive material in contact with the exposed portion of the wiring level to form a conductive through via to the wiring level. A solder bump formed, for example, from low melt C4 solder, is formed on the conductive via exposed on the carrier back side.Type: GrantFiled: August 30, 2005Date of Patent: February 10, 2009Assignee: International Business Machines CorporationInventors: Paul S. Andry, Chirag S. Patel, Edmund J. Sprogis, Cornelia K. Tsang
-
Publication number: 20080315403Abstract: Apparatus and methods are provided for integrating microchannel cooling modules within high-density electronic modules (e.g., chip packages, system-on-a-package modules, etc.,) comprising multiple high-performance IC chips. Electronic modules are designed such that high-performance (high power) IC chips are disposed in close proximity to the integrated cooling module (or cooling plate) for effective heat extraction. Moreover, electronic modules which comprise large surface area silicon carriers with multiple chips face mounted thereon are designed such that integrated silicon cooling modules are rigidly bonded to the back surfaces of such chips to increase the structural integrity of the silicon carriers.Type: ApplicationFiled: June 6, 2008Publication date: December 25, 2008Inventors: Paul S. Andry, Evan G. Colgan, Lawrence S. Mok, Chirag S. Patel, David E. Seeger
-
Patent number: 7456046Abstract: A method of producing flexible interconnections for integrated circuits, and, in particular, the forming of flexible or compliant interconnections preferably by a laser-assisted chemical vapor deposition process in semiconductor or glass substrate-based carriers which are employed for mounting and packaging multiple integrated circuit chips and selectively, other devices in the technology.Type: GrantFiled: February 23, 2005Date of Patent: November 25, 2008Assignee: International Business Machines CorporationInventors: Leena Paivikki Buchwalter, Russell A. Budd, Chirag S. Patel
-
Publication number: 20080217778Abstract: A method of producing flexible interconnections for integrated circuits, and, in particular, the forming of flexible or compliant interconnections preferably by a laser-assisted chemical vapor deposition process in semiconductor or glass substrate-based carriers which are employed for mounting and packaging multiple integrated circuit chips and selectively, other devices in the technology.Type: ApplicationFiled: May 13, 2008Publication date: September 11, 2008Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Leena Paivikki Buchwalter, Russell A. Budd, Chirag S. Patel
-
Publication number: 20080173993Abstract: A chip carrier substrate includes a capacitor aperture and a laterally separated via aperture, each located within a substrate. The capacitor aperture is formed with a narrower linewidth and shallower depth than the via aperture incident to a microloading effect within a plasma etch method that is used for simultaneously etching the capacitor aperture and the via aperture within the substrate. Subsequently a capacitor is formed and located within the capacitor aperture and a via is formed and located within the via apertures. Various combinations of a first capacitor plate layer, a capacitor dielectric layer and a second capacitor plate layer may be contiguous with respect to the capacitor aperture and the via aperture.Type: ApplicationFiled: January 18, 2007Publication date: July 24, 2008Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Paul S. Andry, Chirag S. Patel
-
Patent number: 7352066Abstract: Method of fabricating a semiconductor die with a microlens associated therewith. More particularly, a method for fabricating a vertical channel guide optical via through a silicon substrate wherein the optical via can contain lens elements, a discrete index gradient guiding pillar and other embodiments. Also disclosed are means for transferring, coupling and or focusing light from an electronic-optical device on the top of a semiconductor substrate through the substrate to a waveguiding medium below the substrate. The high alignment accuracies afforded by standard semiconductor fabrication processes are exploited so as to obviate the need for active alignment of the optical coupling or light guiding elements.Type: GrantFiled: September 30, 2003Date of Patent: April 1, 2008Assignee: International Business Machines CorporationInventors: Russell A. Budd, Punit P. Chiniwalla, Chirag S. Patel
-
Patent number: 7230334Abstract: Apparatus and methods are provided for integrating microchannel cooling modules within high-density electronic modules (e.g., chip packages, system-on-a-package modules, etc.,) comprising multiple high-performance IC chips. Electronic modules are designed such that high-performance (high power) IC chips are disposed in close proximity to the integrated cooling module (or cooling plate) for effective heat extraction. Moreover, electronic modules which comprise large surface area silicon carriers with multiple chips face mounted thereon are designed such that integrated silicon cooling modules are rigidly bonded to the back surfaces of such chips to increase the structural integrity of the silicon carriers.Type: GrantFiled: November 12, 2004Date of Patent: June 12, 2007Assignee: International Business Machines CorporationInventors: Paul S. Andry, Evan G. Colgan, Lawrence S. Mok, Chirag S. Patel, David E. Seeger
-
Patent number: 7189595Abstract: A Silicon Based Package (SBP) is formed starting with a thick wafer, which serves as the base for the SBP, composed of silicon which has a first surface and a reverse surface which are planar. Then form an interconnection structure including metal capture structures in contact with the first surface and multilayer conductor patterns over the first surface. Form a temporary bond between the SBP and a wafer holder, with the wafer holder being a rigid structure. Thin the reverse side of the wafer to a desired thickness to form an Ultra Thin Silicon Wafer (UTSW) for the SBP. Form via holes with tapered or vertical sidewalls, which extend through the UTSW to reach the metal capture structures. Then form metal pads in the via holes which extend through the UTSW, making electrical contact to the metal capture structures. Then bond the metal pads in the via holes to pads of a carrier.Type: GrantFiled: June 16, 2004Date of Patent: March 13, 2007Assignee: International Business Machines CorporationInventors: John H. Magerlein, Chirag S. Patel, Edmund J. Sprogis, Herbert I. Stoller
-
Patent number: 7132736Abstract: Devices and methods of fabrication thereof are disclosed. A representative device includes a complaint wafer-level package having one or more lead packages. A representative lead package includes a substrate having a plurality of die pads disposed thereon and a plurality of leads attached to the plurality of die pads. In addition, the lead package includes a plurality of pillars made of a low modulus material. Each pillar is disposed between the substrate and at least one lead, and each lead is disposed upon one of the pillars that compliantly support the lead.Type: GrantFiled: October 31, 2002Date of Patent: November 7, 2006Assignee: Georgia Tech Research CorporationInventors: Muhannad S. Bakir, James D. Meindl, Chirag S. Patel
-
Apparatus and method for thermal isolation, circuit cooling and electromagnetic shielding of a wafer
Patent number: 7033927Abstract: The disclosure relates to method and apparatus for isolating sensitive regions of a semiconductor device by providing a thermal path or an electromagnetic shield. The thermal path may include vias having different length, depth and configuration such that the thermal path between the two regions is lengthened. In addition, the vias may be fully or partially filled with an insulating material having defined conductive properties to further retard heat electromagnetic or heat transmission between the regions. In another embodiment, electrical isolation between two regions is achieved by etching a closed loop or an open loop trench at the border of the regions and filling the trench with a conductive material to provide proper termination of electromagnetic fields within the substrate.Type: GrantFiled: June 22, 2004Date of Patent: April 25, 2006Assignee: International Business Machines CorporationInventors: Guy M. Cohen, Daniel C. Edelstein, Keith A. Jenkins, Chirag S. Patel, Lie Shan -
Patent number: 6972243Abstract: A method for forming a semiconductor die, comprising forming a trench in a surface of the die; filing the trench with a sacrificial material; patterning the die to form a series of channels extending substantially perpendicularly to the trench; depositing a conductive material in the channels; removing at least a portion of the sacrificial material; and removing portions of the die under the trench so as to separate a portion of the die on one side of the trench from a portion on another side of the trench. The sacrificial material may be patterned so that the channels extend so as to be partially in a portion of the die and partially a portion of the sacrificial material. A series of structures are formed having dies with micro-pins.Type: GrantFiled: September 30, 2003Date of Patent: December 6, 2005Assignee: International Business Machines CorporationInventor: Chirag S. Patel
-
Publication number: 20050067685Abstract: A method for forming a semiconductor die, comprising forming a trench in a surface of the die; filing the trench with a sacrificial material; patterning the die to form a series of channels extending substantially perpendicularly to the trench; depositing a conductive material in the channels; removing at least a portion of the sacrificial material; and removing portions of the die under the trench so as to separate a portion of the die on one side of the trench from a portion on another side of the trench. The sacrificial material may be patterned so that the channels extend so as to be partially in a portion of the die and partially a portion of the sacrificial material. A series of structures are formed having dies with micro-pins.Type: ApplicationFiled: September 30, 2003Publication date: March 31, 2005Inventor: Chirag S. Patel
-
Publication number: 20040229398Abstract: A Silicon Based Package (SBP) is formed starting with a thick wafer, which serves as the base for the SBP, composed of silicon which has a first surface and a reverse surface which are planar. Then form an interconnection structure including metal capture structures in contact with the first surface and multilayer conductor patterns over the first surface. Form a temporary bond between the SBP and a wafer holder, with the wafer holder being a rigid structure. Thin the reverse side of the wafer to a desired thickness to form an Ultra Thin Silicon Wafer (UTSW) for the SBP. Form via holes with tapered or vertical sidewalls, which extend through the UTSW to reach the metal capture structures. Then form metal pads in the via holes which extend through the UTSW, making electrical contact to the metal capture structures. Then bond the metal pads in the via holes to pads of a carrier.Type: ApplicationFiled: June 16, 2004Publication date: November 18, 2004Applicant: International Business Machines CorporationInventors: John H. Magerlein, Chirag S. Patel, Edmund J. Sprogis, Herbert I. Stoller
-
Patent number: 6690081Abstract: Devices and method of fabrication thereof are disclosed. A representative device includes one or more lead packages. The lead packages include a substrate including a plurality of die pads, an overcoat polymer layer, a plurality of sacrificial polymer layers disposed between the substrate and the overcoat polymer layer, and a plurality of leads. Each lead is disposed upon the overcoat polymer layer having a first portion disposed upon a die pad. The sacrificial polymer layer can be removed to form one or more air-gaps.Type: GrantFiled: November 19, 2001Date of Patent: February 10, 2004Assignee: Georgia Tech Research CorporationInventors: Muhannad S. Bakir, Hollie Reed, Paul Kohl, Chirag S. Patel, Kevin P. Martin, James Meindl
-
Publication number: 20030122229Abstract: Devices and methods of fabrication thereof are disclosed. A representative device includes a complaint wafer-level package having one or more lead packages. A representative lead package includes a substrate having a plurality of die pads disposed thereon and a plurality of leads attached to the plurality of die pads. In addition, the lead package includes a plurality of pillars made of a low modulus material. Each pillar is disposed between the substrate and at least one lead, and each lead is disposed upon one of the pillars that compliantly support the lead.Type: ApplicationFiled: October 31, 2002Publication date: July 3, 2003Inventors: Muhannad S. Bakir, Kevin P. Martin, James D. Meindl, Chirag S. Patel
-
Patent number: 6528349Abstract: Compliant wafer level packages 10 and methods for monolithically fabricating the same. A monolithically fabricated compliant wafer level package 10 having a compliant layer 14 and a compliant interconnect 30 passing therein. The compliant interconnects 30 being provided so that electrical and mechanical connections may be supported across the compliant layer 14, and constructed so that stresses related to relative motion between electrical components is accommodated. A method of providing a substrate 10 having a compliant layer 14, the compliant layer 14 having a via 20 that exposes a die pad 12 on the substrate 10. Fabricating a compliant interconnect 30 so that the compliant interconnect 30 contacts the die pad 12. The compliant interconnect 30 constructed so that electrical and mechanical connections may be supported through the compliant layer 14.Type: GrantFiled: October 26, 2000Date of Patent: March 4, 2003Assignee: Georgia Tech Research CorporationInventors: Chirag S. Patel, Kevin Martin, James D. Meindl
-
Publication number: 20020127768Abstract: Devices and method of fabrication thereof are disclosed. A representative device includes one or more lead packages. The lead packages include a substrate including a plurality of die pads, an overcoat polymer layer, a plurality of sacrificial polymer layers disposed between the substrate and the overcoat polymer layer, and a plurality of leads. Each lead is disposed upon the overcoat polymer layer having a first portion disposed upon a die pad. The sacrificial polymer layer can be removed to form one or more air-gaps.Type: ApplicationFiled: November 19, 2001Publication date: September 12, 2002Inventors: Muhannad S. Badir, Hollie Reed, Paul Kohl, Chirag S. Patel, Kevin P. Martin, James Meindl