Patents by Inventor Christine M. Desnoyers
Christine M. Desnoyers has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 6480897Abstract: A program product for a message processing system in which messages are transmitted from source nodes to destination nodes. A transmission flow control technique is disclosed in which the source node optimistically sends control information and a data portion of a message, and wherein a destination node discards the data portion of the message if it is unable to accommodate it. The destination node, however, retains enough of the control information to identify the message to the source node, and when the destination node is subsequently able to accommodate the data portion, the destination node issues a request to the source node to retransmit the data portion of the message. Discarding of one message is followed by discards of sequential messages, until the destination node is able to accommodate the data portions of messages.Type: GrantFiled: December 29, 1997Date of Patent: November 12, 2002Assignee: International Business Machines CorporationInventors: Christine M. Desnoyers, Douglas J. Joseph, Francis A. Kampf, Alan F. Benner
-
Patent number: 6338091Abstract: A system for a message processing system in which messages are transmitted from source nodes to destination nodes. A transmission flow control technique is disclosed in which the source node optimistically sends control information and a data portion of a message, and wherein a destination node discards the data portion of the message if it is unable to accommodate it. The destination node, however, retains enough of the control information to identify the message to the source node, and when the destination node is subsequently able to accommodate the data portion, the destination node issues a request to the source node to retransmit the data portion of the message. Discarding of one message is followed by discards of sequential messages, until the destination node is able to accommodate the data portions of messages.Type: GrantFiled: December 29, 1997Date of Patent: January 8, 2002Assignee: International Business Machines CorporationInventors: Christine M. Desnoyers, Douglas J. Joseph, Francis A. Kampf, Alan F. Benner
-
Patent number: 6337852Abstract: A method for a message processing system in which messages are transmitted from source nodes to destination nodes. A transmission flow control technique is disclosed in which the source node optimistically sends control information and a data portion of a message, and wherein a destination node discards the data portion of the message if it is unable to accommodate it. The destination node, however, retains enough of the control information to identify the message to the source node, and when the destination node is subsequently able to accommodate the data portion, the destination node issues a request to the source node to retransmit the data portion of the message. Discarding of one message is followed by discards of sequential messages, until the destination node is able to accommodate the data portions of messages.Type: GrantFiled: December 29, 1997Date of Patent: January 8, 2002Assignee: International Business Machines CorporationInventors: Christine M. Desnoyers, Douglas J. Joseph, Francis A. Kampf, Alan F. Benner
-
Patent number: 6105071Abstract: A method, system, and associated program code and data structures are provided for a message processing system in which messages are passed from source nodes to destination nodes. Notification of the arrival of the messages at the destination nodes can be effected by programmable source initiated interrupts or destination initiated interrupts. The source initiated interrupts are implemented as set fields embedded in the message packets sent from a source node to a destination node and trigger the requisite interrupt at the destination node upon message arrival. The destination initiated interrupts are implemented as pre-set fields in anticipatory buffers which are allocated at the destination node for incoming messages from the source node. Standard incoming message queue polling, as well as interrupt enabling and disabling functions are also provided, which together allow the system to selectively invoke interrupt or alternative strategies to notify destination nodes of arriving messages.Type: GrantFiled: April 8, 1997Date of Patent: August 15, 2000Assignee: International Business Machines CorporationInventors: Christine M. Desnoyers, Douglas James Joseph, Francis A. Kampf
-
Patent number: 6098104Abstract: A method, system, and associated program code and data structures are provided for a message processing system in which messages are passed from source nodes to destination nodes. Notification of the arrival of the messages at the destination nodes can be effected by programmable source initiated interrupts or destination initiated interrupts. The source initiated interrupts are implemented as set fields embedded in the message packets sent from a source node to a destination node and trigger the requisite interrupt at the destination node upon message arrival. The destination initiated interrupts are implemented as pre-set fields in anticipatory buffers which are allocated at the destination node for incoming messages from the source node. Standard incoming message queue polling, as well as interrupt enabling and disabling functions are also provided, which together allow the system to selectively invoke interrupt or alternative strategies to notify destination nodes of arriving messages.Type: GrantFiled: April 8, 1997Date of Patent: August 1, 2000Assignee: International Business Machines CorporationInventors: Christine M. Desnoyers, Douglas James Joseph, Francis A. Kampf
-
Patent number: 6098105Abstract: A method, system, and associated program code and data structures are provided for a message processing system in which messages are passed from source nodes to destination nodes. Notification of the arrival of the messages at the destination nodes can be effected by programmable source initiated interrupts or destination initiated interrupts. The source initiated interrupts are implemented as set fields embedded in the message packets sent from a source node to a destination node and trigger the requisite interrupt at the destination node upon message arrival. The destination initiated interrupts are implemented as pre-set fields in anticipatory buffers which are allocated at the destination node for incoming messages from the source node. Standard incoming message queue polling, as well as interrupt enabling and disabling functions are also provided, which together allow the system to selectively invoke interrupt or alternative strategies to notify destination nodes of arriving messages.Type: GrantFiled: April 8, 1997Date of Patent: August 1, 2000Assignee: International Business Machines CorporationInventors: Christine M. Desnoyers, Douglas James Joseph, Francis A. Kampf
-
Patent number: 6021441Abstract: A system for a message processing system in which messages are transmitted from source nodes to destination nodes. A transmission flow control technique is disclosed in which the source node optimistically sends control information and a data portion of a message, and wherein a destination node discards the data portion of the message if it is unable to accommodate it. The destination node, however, retains enough of the control information to identify the message to the source node, and when the destination node is subsequently able to accommodate the data portion, the destination node issues a request to the source node to retransmit the data portion of the message. Discarding of one message is followed by discards of sequential messages, until the destination node is able to accommodate the data portions of messages.Type: GrantFiled: December 29, 1997Date of Patent: February 1, 2000Assignee: International Business Machines CorporationInventors: Christine M. Desnoyers, Douglas J. Joseph, Francis A. Kampf, Alan F. Benner
-
Patent number: 5594918Abstract: A parallel computer system providing multi-ported intelligent memory is formed of a plurality of nodes or cells interconnected to provide a shared memory with processors of the network and their memory providing the network routing and shared memory. Each of the nodes provides a functional unit with a processor, shared memory, and communication interface. K zipper ports in addition provide a switching function to interconnect the distributed memory and processors providing the shared memory. The resulting multi-ported shared intelligent memory switch can be used to connect (switch) a variety of computer system elements (CSEs) including computers and direct access storage devices (DASDs). The multi-ported intelligent memory shared memory organized into a collection of cells or nodes and is called the hedgehog. Each node comprises a finite computer memory, a processing unit, and communication interface and at least K of the nodes of the device have a zipper port.Type: GrantFiled: March 28, 1995Date of Patent: January 14, 1997Assignee: International Business Machines CorporationInventors: Billy J. Knowles, Clive A. Collins, Christine M. Desnoyers, Donald G. Grice, David B. Rolfe
-
Patent number: 5555528Abstract: The sense amplifier registers (SARs) servicing the arrays of a dynamic random access memory (DRAM) located on a semiconductor chip with a processor are all maintained at full power while unaccessed arrays are powered down to conserve power. Accessing circuits for the DRAM permit accessing by the processor of word length segments of each of the SARs independently of one another so that the SARs function as a read/write cache for the processor.Type: GrantFiled: May 25, 1995Date of Patent: September 10, 1996Assignee: International Business Machines CorporationInventors: Clive A. Collins, Billy J. Knowles, Christine M. Desnoyers, David B. Rolfe, Dale E. Pontius
-
Patent number: 5519664Abstract: The sense amplifier registers (SARs) servicing the arrays of a dynamic random access memory (DRAM) located on a semiconductor chip with a processor are all maintained at full power while unaccessed arrays are powered down to conserve power. Accessing circuits for the DRAM permit accessing by the processor of word length segments of each of the SARs independently of one another so that the SARs function as a read/write cache for the processor.Type: GrantFiled: May 25, 1995Date of Patent: May 21, 1996Assignee: International Business Machines CorporationInventors: Clive A. Collins, Billy J. Knowles, Christine M. Desnoyers, David B. Rolfe, Dale E. Pontius
-
Patent number: 5508968Abstract: The sense amplifier registers (SARs) servicing the arrays of a dynamic random access memory (DRAM) located on a semiconductor chip with a processor are all maintained at full power while unaccessed arrays are powered down to conserve power. Accessing circuits for the DRAM permit accessing by the processor of word length segments of each of the SARs independently of one another so that the SARs function as a read/write cache for the processor.Type: GrantFiled: August 12, 1994Date of Patent: April 16, 1996Assignee: International Business Machines CorporationInventors: Clive A. Collins, Billy J. Knowles, Christine M. Desnoyers, David B. Rolfe, Dale E. Pontius
-
Patent number: 5363484Abstract: A combiner/memory system interconnects a plurality of computer systems using for example the new HIPPI standard link. The combiner system includes it's own internal storage for rapid shared access to all connected computer systems. The combiner/memory system includes a smart switch for reading header information, arbitrating messsages and connecting computers to each other or to the internal shared storage. The system also includes a mechanism for synchronization of cooperating processes.Type: GrantFiled: September 30, 1993Date of Patent: November 8, 1994Assignee: International Business Machines CorporationInventors: Christine M. Desnoyers, Derrick L. Garmire, Sheryl M. Genco, Donald G. Grice, William R. Milani, Michael P. Muhlada, Donna C. Myers, Peter K. Szwed, Vadim M. Tsinker, Antoinette E. Vallone, Carl A. Bender