Patents by Inventor Chu-kuang Liu
Chu-kuang Liu has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240128343Abstract: A manufacturing method of a split gate trench device includes forming an epitaxial layer on a substrate, and forming a trench in the epitaxial layer, wherein the trench is divided into a first part and a second part above the first part. A shielding gate and a shielding oxide layer are then formed in the first part, wherein the shielding oxide layer is located between the shielding gate and the trench and exposes the second part. The second part is filled with an oxide, two grooves having a contour that is wide at the top and narrow at the bottom are then formed in the oxide, and a part of a sidewall of the trench is exposed. A gate oxide layer is formed on an exposed surface of the sidewall, and a first top gate and a second top gate are then formed in each of the two grooves.Type: ApplicationFiled: January 5, 2023Publication date: April 18, 2024Applicant: Excelliance MOS CorporationInventors: Chu-Kuang Liu, Hung-Kun Yang
-
Publication number: 20240128344Abstract: A split gate trench device, including a substrate, an epitaxial layer having a trench, and a split gate structure, is provided. The epitaxial layer is formed on the substrate, and the split gate structure is disposed in the trench. The split gate structure includes a shielding gate, two top gates, a shielding oxide layer, a gate oxide layer, and an inter-gate oxide layer. Each of the two top gates has a shape that is wide at the top and narrow at the bottom.Type: ApplicationFiled: January 5, 2023Publication date: April 18, 2024Applicant: Excelliance MOS CorporationInventors: Chu-Kuang Liu, Hung-Kun Yang
-
Publication number: 20230411509Abstract: A gallium nitride high electron mobility transistor including a substrate, a nucleation layer, a buffer layer, a channel layer, a barrier layer, a gate electrode, a source electrode, at least one first p-type gallium nitride island, a drain electrode, and a dielectric layer is provided. A second side of the gate electrode is opposite to a first side of the gate electrode. The first p-type gallium nitride island is disposed on the barrier layer on the second side of the gate electrode, and the drain electrode is also disposed on the barrier layer on the second side of the gate electrode and covers the first p-type gallium nitride island. The dielectric layer is disposed between the drain electrode and the first p-type gallium nitride island, so that the first p-type gallium nitride island is electrically floating.Type: ApplicationFiled: September 1, 2023Publication date: December 21, 2023Applicant: Excelliance MOS CorporationInventors: Chu-Kuang Liu, Hung-Kun Yang
-
Publication number: 20230268405Abstract: A trench power semiconductor device includes a substrate, an epitaxial layer, a drain, a first active device, a second active device, and isolation trench structures. The epitaxial layer and the drain are disposed on two surfaces of the substrate, respectively. The first active device is disposed in a first portion of the epitaxial layer and has a first source and a first gate. The second active device is disposed in a second portion of the epitaxial layer and has a second source and a second gate. The isolation trench structures are disposed between the first portion and the second portion of the epitaxial layer to electrically isolate the first active device and the second active device. Each of the isolation trench structures includes a polysilicon structure with a floating potential and an insulating layer. The insulating layer is between the polysilicon structure and the epitaxial layer.Type: ApplicationFiled: March 25, 2022Publication date: August 24, 2023Applicant: Excelliance MOS CorporationInventor: Chu-Kuang Liu
-
Patent number: 11588021Abstract: A trench MOSFET and a manufacturing method of the same are provided. The trench MOSFET includes a substrate, an epitaxial layer having a first conductive type, a gate in a trench in the epitaxial layer, a gate oxide layer, a source region having the first conductive type, and a body region and an anti-punch through region having a second conductive type. The anti-punch through region is located at an interface between the source region and the body region, and a doping concentration thereof is higher than that of the body region. The epitaxial layer has a first pn junction near the source region and a second pn junction near the substrate. N regions are divided into N equal portions between the two pn junctions, and N is an integer greater than 1. The closer the N regions are to the first pn junction, the greater the doping concentration thereof is.Type: GrantFiled: March 25, 2020Date of Patent: February 21, 2023Assignee: Excelliance MOS CorporationInventors: Chu-Kuang Liu, Yi-Lun Lo
-
Publication number: 20220328682Abstract: A gallium nitride high electron mobility transistor including a substrate, a nucleation layer, a buffer layer, a channel layer, a barrier layer, a gate electrode, a source electrode, a drain electrode, and multiple first p-type gallium nitride islands is provided. A second side of the gate electrode is opposite to a first side of the gate electrode. The first p-type gallium nitride islands are respectively disposed between a first side of the drain electrode and the second side of the gate electrode, and the first p-type gallium nitride islands are electrically floating.Type: ApplicationFiled: June 4, 2021Publication date: October 13, 2022Applicant: Excelliance MOS CorporationInventors: Chu-Kuang Liu, Hung-Kun Yang
-
Publication number: 20210343840Abstract: A manufacturing method of a trench MOSFET includes forming a trench gate in an epitaxial layer having a first conductivity type on a substrate, performing implantations of a dopant having a second conductivity type on the epitaxial layer in which an implantation dose is gradually reduced toward the substrate, performing a first drive-in step to diffuse the dopant having the second conductivity type in an upper half of the epitaxial layer to form a body region, implanting a dopant having the first conductivity type on a surface of the epitaxial layer, performing a second drive-in step to diffuse the dopant having the first conductivity type to form a source region, comprehensively implanting the dopant having the second conductivity type at an interface of the body region and the source region to form an anti-punch through region having a doping concentration higher than that of the body region.Type: ApplicationFiled: July 16, 2021Publication date: November 4, 2021Applicant: Excelliance MOS CorporationInventors: Chu-Kuang Liu, Yi-Lun Lo
-
Publication number: 20210202701Abstract: A trench MOSFET and a manufacturing method of the same are provided. The trench MOSFET includes a substrate, an epitaxial layer having a first conductive type, a gate in a trench in the epitaxial layer, a gate oxide layer, a source region having the first conductive type, and a body region and an anti-punch through region having a second conductive type. The anti-punch through region is located at an interface between the source region and the body region, and a doping concentration thereof is higher than that of the body region. The epitaxial layer has a first pn junction near the source region and a second pn junction near the substrate. N regions are divided into N equal portions between the two pn junctions, and N is an integer greater than 1. The closer the N regions are to the first pn junction, the greater the doping concentration thereof is.Type: ApplicationFiled: March 25, 2020Publication date: July 1, 2021Applicant: Excelliance MOS CorporationInventors: Chu-Kuang Liu, Yi-Lun Lo
-
Patent number: 10784336Abstract: A gate structure for gallium nitride (GaN) high electron mobility transistor (HEMT) includes a heterogeneous structure, a doped GaN layer, an insulating layer, an undoped GaN layer, and a gate metal layer. The heterogeneous structure includes a channel layer and a barrier layer on the channel layer. The doped GaN layer is disposed on the barrier layer, the insulating layer is disposed on both sides of the top portion of the doped GaN layer, and the undoped GaN layer is disposed between the doped GaN layer and the insulating layer. The gate metal layer is disposed on the doped GaN layer and covers the insulating layer and the undoped GaN layer. The undoped GaN layer can protect the underlying doped GaN layer, and the insulating layer has the effect of preventing gate leakage.Type: GrantFiled: March 25, 2019Date of Patent: September 22, 2020Assignee: Excelliance MOS CorporationInventors: Chu-Kuang Liu, Hung-Kun Yang
-
Patent number: 10720506Abstract: A method of manufacturing a gate structure for gallium nitride (GaN) high electron mobility transistor (HEMT) includes orderly forming a channel layer, a barrier layer, a doped GaN layer, an undoped GaN layer, and an insulating layer on a substrate, and then removing a portion of the insulating layer to form a trench. A gate metal layer is formed on the substrate to cover the insulating layer and the trench, and then a mask layer aligned with the trench is formed on the gate metal layer, wherein the mask layer partially overlaps the insulating layer. By using the mask layer as an etching mask, the exposed gate metal layer and the underlying insulating layer, the undoped GaN layer and the doped GaN layer are removed, and then the mask layer is removed.Type: GrantFiled: March 22, 2019Date of Patent: July 21, 2020Assignee: Exvelliance MOS CorporationInventors: Chu-Kuang Liu, Hung-Kun Yang
-
Publication number: 20200212173Abstract: A gate structure for gallium nitride (GaN) high electron mobility transistor (HEMT) includes a heterogeneous structure, a doped GaN layer, an insulating layer, an undoped GaN layer, and a gate metal layer. The heterogeneous structure includes a channel layer and a barrier layer on the channel layer. The doped GaN layer is disposed on the barrier layer, the insulating layer is disposed on both sides of the top portion of the doped GaN layer, and the undoped GaN layer is disposed between the doped GaN layer and the insulating layer. The gate metal layer is disposed on the doped GaN layer and covers the insulating layer and the undoped GaN layer. The undoped GaN layer can protect the underlying doped GaN layer, and the insulating layer has the effect of preventing gate leakage.Type: ApplicationFiled: March 25, 2019Publication date: July 2, 2020Applicant: Excelliance MOS CorporationInventors: Chu-Kuang Liu, Hung-Kun Yang
-
Publication number: 20200212197Abstract: A method of manufacturing a gate structure for gallium nitride (GaN) high electron mobility transistor (HEMT) includes orderly forming a channel layer, a barrier layer, a doped GaN layer, an undoped GaN layer, and an insulating layer on a substrate, and then removing a portion of the insulating layer to form a trench. A gate metal layer is formed on the substrate to cover the insulating layer and the trench, and then a mask layer aligned with the trench is formed on the gate metal layer, wherein the mask layer partially overlaps the insulating layer. By using the mask layer as an etching mask, the exposed gate metal layer and the underlying insulating layer, the undoped GaN layer and the doped GaN layer are removed, and then the mask layer is removed.Type: ApplicationFiled: March 22, 2019Publication date: July 2, 2020Applicant: Excelliance MOS CorporationInventors: Chu-Kuang Liu, Hung-Kun Yang
-
Patent number: 10388784Abstract: A power chip and a transistor structure thereof are provided. The transistor structure includes a semiconductor substrate, a plurality of gate structures, a plurality of first doped regions and a second doped region. The gate structures are disposed on the semiconductor substrate. The first doped regions are formed respectively in a plurality of first areas surrounded by the gate structures. The second doped region is formed in a second area among the gate structures. Each of the gate structures is arranged in an enclosed ring, and the shape of each of the gate structures is octagon.Type: GrantFiled: March 10, 2017Date of Patent: August 20, 2019Assignee: Excelliance MOS CorporationInventor: Chu-Kuang Liu
-
Publication number: 20180212052Abstract: A power chip and a transistor structure thereof are provided. The transistor structure includes a semiconductor substrate, a plurality of gate structures, a plurality of first doped regions and a second doped region. The gate structures are disposed on the semiconductor substrate. The first doped regions are formed respectively in a plurality of first areas surrounded by the gate structures. The second doped region is formed in a second area among the gate structures. Each of the gate structures is arranged in an enclosed ring, and the shape of each of the gate structures is octagon.Type: ApplicationFiled: March 10, 2017Publication date: July 26, 2018Applicant: Excelliance MOS CorporationInventor: Chu-Kuang Liu
-
Patent number: 9941357Abstract: A power MOSFET includes a substrate, a semiconductor layer, a first gate, a second gate, a thermal oxide layer, a first CVD oxide layer, and a gate oxide layer. The semiconductor layer is formed on the substrate and has at least one trench. The first gate is located inside the trench. The second gate is located inside the trench on the first gate, wherein the second gate has a first portion and a second portion, and the second portion is located between the semiconductor layer and the first portion. The thermal oxide layer is located between the first gate and the semiconductor layer. The first CVD oxide layer is located between the first gate and the second gate. The gate oxide layer is generally located between the second gate and the semiconductor layer.Type: GrantFiled: June 14, 2016Date of Patent: April 10, 2018Assignee: Excelliance MOS CorporationInventor: Chu-Kuang Liu
-
Publication number: 20170338309Abstract: A power MOSFET includes a substrate, a semiconductor layer, a first gate, a second gate, a thermal oxide layer, a first CVD oxide layer, and a gate oxide layer. The semiconductor layer is formed on the substrate and has at least one trench. The first gate is located inside the trench. The second gate is located inside the trench on the first gate, wherein the second gate has a first portion and a second portion, and the second portion is located between the semiconductor layer and the first portion. The thermal oxide layer is located between the first gate and the semiconductor layer. The first CVD oxide layer is located between the first gate and the second gate. The gate oxide layer is generally located between the second gate and the semiconductor layer.Type: ApplicationFiled: June 14, 2016Publication date: November 23, 2017Inventor: Chu-Kuang Liu
-
Patent number: 9653560Abstract: A method of fabricating a power metal oxide semiconductor field effect transistor (MOSFET) is provided, and the method includes forming a semiconductor layer on a substrate, forming at least one first trench in the semiconductor layer, forming a thermal oxide layer on a surface of the trench, forming a first gate in the first trench, forming a chemical vapor deposition (CVD) oxide layer on the first gate in the first trench, forming a mask layer on the CVD oxide layer in the first trench so as to form a second trench between the mask layer and the thermal oxide layer, and forming a second gate in the second trench.Type: GrantFiled: July 14, 2016Date of Patent: May 16, 2017Assignee: Excellence MOS CorporationInventor: Chu-Kuang Liu
-
Patent number: 9502511Abstract: An edge terminal structure of a power semiconductor device includes a second conductive-type substrate, a first conductive-type buffer layer, a first conductive-type epitaxial layer, a first and a second electrodes, and a first and a second field plates. A trench is in a surface of the first conductive-type epitaxial layer in an edge terminal area beside an active area of the power semiconductor device. The first field plate includes at least a L-shaped electric-plate, a gate insulation layer under the L-shaped electric-plate, and the first electrode on the L-shaped electric-plate. The second field plate includes a portion of the first electrode and at least an insulation layer between the portion of the first electrode and the first conductive-type epitaxial layer. The insulation layer covers the tail of the trench and completely covers the L-shaped electric-plate.Type: GrantFiled: August 6, 2015Date of Patent: November 22, 2016Assignee: Excelliance MOS CorporationInventor: Chu-Kuang Liu
-
Patent number: 9502512Abstract: An edge terminal structure of a trench power semiconductor device includes a first conductive-type substrate, a first conductive-type epitaxial layer thereon, a first electrode on a surface of the first conductive-type epitaxial layer, a second electrode on a back of the first conductive-type substrate, a first and a second field plates. The trench power semiconductor device includes an active area and an edge terminal area. A trench is in the surface of the first conductive-type epitaxial layer. The first field plate includes an L-shaped electric-plate, a gate insulation layer below the L-shaped electric-plate, and the first electrode on the L-shaped electric-plate. The second field plate includes a portion of the first electrode and an insulation layer between the portion of the first electrode and the first conductive-type epitaxial layer. The insulation layer covers the tail of the trench and completely covers the L-shaped electric-plate.Type: GrantFiled: August 6, 2015Date of Patent: November 22, 2016Assignee: Excelliance MOS CorporationInventor: Chu-Kuang Liu
-
Publication number: 20150340494Abstract: An edge terminal structure of a trench power semiconductor device includes a first conductive-type substrate, a first conductive-type epitaxial layer thereon, a first electrode on a surface of the first conductive-type epitaxial layer, a second electrode on a back of the first conductive-type substrate, a first and a second field plates. The trench power semiconductor device includes an active area and an edge terminal area. A trench is in the surface of the first conductive-type epitaxial layer. The first field plate includes an L-shaped electric-plate, a gate insulation layer below the L-shaped electric-plate, and the first electrode on the L-shaped electric-plate. The second field plate includes a portion of the first electrode and an insulation layer between the portion of the first electrode and the first conductive-type epitaxial layer. The insulation layer covers the tail of the trench and completely covers the L-shaped electric-plate.Type: ApplicationFiled: August 6, 2015Publication date: November 26, 2015Inventor: Chu-Kuang Liu