Patents by Inventor Chuan Lin
Chuan Lin has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240147661Abstract: A zoned heat dissipation control system for a water cooling radiator and a water cooling heat dissipation system having the zoned heat dissipation control system includes a plurality of fans, a plurality of heat dissipation zones defined on the water cooling radiator, a thermal detector, and a control unit. At least one of the fans is disposed within each of the heat dissipation zones. The thermal detector is disposed within at least one of the heat dissipation zones and configured to detect the temperature of the water cooling radiator. The control unit is electrically connected to the fans and the thermal detector and configured to modulate the rotational speed of the fan within each of the heat dissipation zones based on the detected data from the thermal detector.Type: ApplicationFiled: October 31, 2023Publication date: May 2, 2024Inventors: SHUN-CHIH HUANG, TAI-CHUAN MAO, PO-SHENG CHIU, WEI-EN SHIH, CHIH-CHIA LIN
-
Publication number: 20240145338Abstract: A heat sink and an electronic device are provided. The electronic device includes a circuit board and a heat sink. The circuit board has a heat source, and the heat sink contacts the heat source to dissipate the heat. The heat sink includes a heat dissipating plate and a cover plate. The heat dissipating plate has an inlet region, an outlet region and a vaporization region between the inlet region and the outlet region. The vaporization region is disposed corresponding to the heat source. The cover plate covers on the heat dissipating plate, and a space between the cover plate and the heat dissipating plate forms a channel with an inlet and an outlet. A cooling liquid flows into the channel from the inlet, is vaporized to a gas while passing through the vaporization region, and the vaporized gas dissipates outside the channel through the outlet.Type: ApplicationFiled: August 24, 2023Publication date: May 2, 2024Applicant: Giga Computing Technology Co., Ltd.Inventors: Jian-Hung Lin, Ching-Chuan Huang, Nobuhiro Adachi
-
Patent number: 11973086Abstract: The invention discloses a display panel, comprising: a first substrate including a display region and a peripheral region adjacent to each other; a plurality of pixel units disposed on the first substrate and located in the display region; a control circuit disposed on the first substrate, located in the peripheral region and electrically connected to the pixel units; a planarization layer disposed on the first substrate, extending from the display region to the peripheral region and covering the pixel units and the control circuit; and a bonding pad disposed on the first substrate and located above the planarization layer; wherein a projection area of the bonding pad on the first substrate and a projection area of the control circuit on the first substrate have an overlapped region.Type: GrantFiled: October 21, 2019Date of Patent: April 30, 2024Assignees: AU OPTRONICS (KUNSHAN) CO., LTD., AU OPTRONICS CORPORATIONInventors: Chin-Chuan Liu, Fu Liang Lin
-
Patent number: 11972537Abstract: A method for flattening a three-dimensional shoe upper template is provided. The method includes providing a three-dimensional last model, obtaining a three-dimensional grid model, obtaining a three-dimensional thickened grid model, obtaining a two-dimensional initial-value grid model, and obtaining a two-dimensional grid model with the smallest energy value. A system and a non-transitory computer-readable medium for performing the method are also provided. The method makes it possible to precisely flatten a three-dimensional last model with a non-developable surface and thereby convert the three-dimensional last model into a two-dimensional grid model.Type: GrantFiled: August 19, 2022Date of Patent: April 30, 2024Assignee: YU JUNG CHANG TECHNOLOGY CO., LTD.Inventors: Chih-Chuan Chen, Wei-Hsiang Tsai, Chin-Yu Chen, Ching-Cherng Sun, Jann-Long Chern, Yu-Kai Lin
-
Publication number: 20240122163Abstract: The present invention demonstrated a Cre-loxP based cofilin-1 transgenic animal model to address the pathophysiological role of over-expressed cofilin-1 on systemic development.Type: ApplicationFiled: February 6, 2023Publication date: April 18, 2024Inventors: Yi-Jang LEE, Yu-Chuan LIN, Min-Ying LIN, Bing-Ze LIN, Chia-Yun KANG
-
Publication number: 20240128676Abstract: A connector assembly includes a base, a wire unit, and a wire fixing unit. The base includes a body and two side wings. The two side wings are respectively rotatably connected to two opposite sides of the body, and each of the side wings includes a first fixing portion. The wire unit is located between the two side wings. The wire unit includes a connection seat disposed in the body, and various wires disposed in the connection seat and protruding from one side of the connection seat. The wire fixing unit includes two second fixing portions and various through holes, in which the through holes are located between the two second fixing portions, the two first fixing portions respectively clamp the two second fixing portions, and the wires correspondingly pass through the through holes.Type: ApplicationFiled: December 22, 2022Publication date: April 18, 2024Inventors: Lei-Ming LEE, Hung-Chuan LIN
-
Patent number: 11962847Abstract: A channel hiatus correction method for an HDMI device is provided. A recovery code from scrambled data of the stream is obtained. A liner feedback shift register (LFSR) value of channels of the HDMI port is obtained based on the recovery code and the scrambled data of the stream. The stream is de-scrambled according to the LFSR value of the channels of the HDMI port. Video data is displayed according to the de-scrambled stream.Type: GrantFiled: November 9, 2022Date of Patent: April 16, 2024Assignee: MEDIATEK INC.Inventors: Chia-Hao Chang, You-Tsai Jeng, Kai-Wen Yeh, Yi-Cheng Chen, Te-Chuan Wang, Kai-Wen Cheng, Chin-Lung Lin, Tai-Lai Tung, Ko-Yin Lai
-
Publication number: 20240117451Abstract: Positive reference spiked in collected sample for use in qualitatively and quantitatively detecting viral RNA.Type: ApplicationFiled: March 10, 2021Publication date: April 11, 2024Inventors: Shuwei YANG, Liancheng HUANG, Feifei FENG, Longwen SU, Kun LIN, Can TANG, Chen LIANG, Yuanmei WANG, Yanqing CAI, Yilin PANG, Chuan SHEN, Zhixue YU
-
Patent number: 11956897Abstract: A semiconductor package device includes a first dielectric layer, a first interconnection layer, a second interconnection layer, and a second dielectric layer. The first dielectric layer has a first surface, a second surface opposite to the first surface and a lateral surface extending between the first surface and the second surface. The first interconnection layer is within the first dielectric layer. The second interconnection layer is on the second surface of the first dielectric layer and extends from the second surface of the first dielectric layer into the first dielectric layer to electrically connect to the first interconnection layer. The second dielectric layer covers the second surface and the lateral surface of the first dielectric layer and the second interconnection layer.Type: GrantFiled: July 25, 2022Date of Patent: April 9, 2024Assignee: ADVANCED SEMICONDUCTOR ENGINEERING, INC.Inventors: Ming-Ze Lin, Chia Ching Chen, Yi Chuan Ding
-
Patent number: 11955515Abstract: A semiconductor device with dual side source/drain (S/D) contact structures and a method of fabricating the same are disclosed. The method includes forming a fin structure on a substrate, forming a superlattice structure on the fin structure, forming first and second S/D regions within the superlattice structure, forming a gate structure between the first and second S/D regions, forming first and second contact structures on first surfaces of the first and second S/D regions, and forming a third contact structure, on a second surface of the first S/D region, with a work function metal (WFM) silicide layer and a dual metal liner. The second surface is opposite to the first surface of the first S/D region and the WFM silicide layer has a work function value closer to a conduction band energy than a valence band energy of a material of the first S/D region.Type: GrantFiled: July 28, 2022Date of Patent: April 9, 2024Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Shih-Chuan Chiu, Chia-Hao Chang, Cheng-Chi Chuang, Chih-Hao Wang, Huan-Chieh Su, Chun-Yuan Chen, Li-Zhen Yu, Yu-Ming Lin
-
Patent number: 11950771Abstract: The present invention provides a supporting hook structure, comprising a sleeve, a fixing rod, a first limit unit, a hook and a fixing device. The fixing rod is connected to the side surface of the sleeve. The hook body is connected to one end of the sleeve. The first limit unit is arranged on the side surface of the sleeve and adjacent to the hook body. The first limit unit makes the hook body rotates with the axis direction of the sleeve as a rotation axis. The fixing device is connected to the other end of the sleeve to fix the rotating position of the hook body. Through the above, the hook part enters the proximal thigh from a surgical entrance and the hook part rotates to make the hook part abut against the proximal femur to complete the positioning and fixation of the femur hook structure to the femur.Type: GrantFiled: August 16, 2021Date of Patent: April 9, 2024Assignee: UNITED ORTHOPEDIC CORPORATIONInventors: Yan-Shen Lin, Jiann-Jong Liau, Yu-Liang Liu, Teh-Yang Lin, Wen-Chuan Chen
-
Publication number: 20240114614Abstract: Disclosed is a thermal conduction-electrical conduction isolated circuit board with a ceramic substrate and a power transistor embedded, mainly comprising: a dielectric material layer, a heat-dissipating ceramic block, a securing portion, a stepped metal electrode layer, a power transistor, and a dielectric material packaging, wherein a via hole is formed in the dielectric material layer, the heat-dissipating ceramic block is correspondingly embedded in the via hole, the heat-dissipating ceramic block has a thermal conductivity higher than that of the dielectric material layer and a thickness less than that of the dielectric material layer, the stepped metal electrode layer conducts electricity and heat for the power transistor, the dielectric material packaging is configured to partially expose the source connecting pin, drain connecting pin, and gate connecting pin of the encapsulated stepped metal electrode layer.Type: ApplicationFiled: September 29, 2022Publication date: April 4, 2024Inventors: HO-CHIEH YU, CHEN-CHENG-LUNG LIAO, CHUN-YU LIN, JASON AN CHENG HUANG, CHIH-CHUAN LIANG, KUN-TZU CHEN, NAI-HIS HU, LIANG-YO CHEN
-
Patent number: 11949016Abstract: A method of fabricating a device includes providing a fin element in a device region and forming a dummy gate over the fin element. In some embodiments, the method further includes forming a source/drain feature within a source/drain region adjacent to the dummy gate. In some cases, the source/drain feature includes a bottom region and a top region contacting the bottom region at an interface interposing the top and bottom regions. In some embodiments, the method further includes performing a plurality of dopant implants into the source/drain feature. In some examples, the plurality of dopant implants includes implantation of a first dopant within the bottom region and implantation of a second dopant within the top region. In some embodiments, the first dopant has a first graded doping profile within the bottom region, and the second dopant has a second graded doping profile within the top region.Type: GrantFiled: May 13, 2021Date of Patent: April 2, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Shih-Hao Lin, Chih-Chuan Yang, Chih-Hsuan Chen, Bwo-Ning Chen, Cha-Hon Chou, Hsin-Wen Su, Chih-Hsiang Huang
-
Patent number: 11947879Abstract: An interactive information system includes: a first frame, a first interactive module arranged in the first frame, a second frame, a control module arranged in the second frame and configured to generate a graphic user interface (GUI) and to perform a function of the interactive information system based on the first user input; and a first internal cable connecting the first interactive module bridge board and the control module and configured to transmit the plurality of inter-frame signals between the first frame and the second frame. The first interactive module includes: a first display module for display of the GUI; a first touch input module configured to receive a first user input to the GUI; and a first interactive module bridge board configured to transmit a plurality of inter-frame signals comprising electrical signals of the first display module and the first touch input module.Type: GrantFiled: May 24, 2022Date of Patent: April 2, 2024Assignee: Flytech Technology Co., Ltd.Inventors: Tai-Seng Lam, Po-Hung Lin, Hsuan-Chuan Wang, Yong-Shun Kuan
-
Publication number: 20240107776Abstract: An antiferroelectric field effect transistor (Anti-FeFET) of a memory cell includes an antiferroelectric layer instead of a ferroelectric layer. The antiferroelectric layer may operate based on a programmed state and an erased state in which the antiferroelectric layer is in a fully polarized alignment and a non-polarized alignment (or a random state of polarization), respectively. This enables the antiferroelectric layer in the FeFET to provide a sharper/larger voltage drop for an erase operation of the FeFET (e.g., in which the FeFET switches or transitions from the programmed state to the erased state) relative to a ferroelectric material layer that operates based on switching between two opposing fully polarized states.Type: ApplicationFiled: January 5, 2023Publication date: March 28, 2024Inventors: Chun-Chieh LU, Chih-Yu CHANG, Yu-Chuan SHIH, Huai-Ying HUANG, Yu-Ming LIN
-
Publication number: 20240103031Abstract: A sample rack manipulation device (10), a testing system (1) and a testing method using the sample rack manipulation device (10), and a computer-readable medium implementing the testing method. The sample rack manipulation device (10) comprises: a loading/unloading zone (TA) in which a plurality of sample racks (50) carrying sample containers (51) containing samples can be arranged side by side; a sampling zone (TD, TE) in which samples in each sample container (51) on the sample racks (50) are sampled by an automatic testing apparatus; and a docking device (114) configured to transfer the sample racks (50) between the loading/unloading zone (TA) and the sampling zone (TD, TE). The docking device (114) is configured to be able to remove the sample racks (50) loaded in the loading/unloading zone (TA) in any order and to transfer the removed test sample racks (50) to the sampling zone (TD, TE) for sampling.Type: ApplicationFiled: January 28, 2021Publication date: March 28, 2024Inventors: Zhi JI, Chuan LIN, Cungang XU, Tetsuya YAMAMOTO, Weidong ZHU
-
Publication number: 20240103030Abstract: A sample rack recovery method after an accidental interruption of operation of a sample rack manipulation device (10), a sample rack manipulation device (10) capable of performing the method, an automatic detection system (1) comprising the device (10), and a computer-readable medium in which a program for executing the method is stored. The device (10) comprises a conveying device (103) adapted to move in a transport area (TB) to convey a sample rack (30) between a loading/unloading area (TA), sampling areas (TD, TE) and a buffer area (TC). The method comprises: a conveying device detection step of detecting the state of a conveying device (103); a sample rack detection step of detecting the position of a sample rack (30) in a sample rack manipulation device (10); and a sample rack recovery step of conveying the sample rack (30) to a loading/unloading area (TA) by the conveying device (103) according to the detection results of the conveying device (103) and the sample rack (30).Type: ApplicationFiled: January 28, 2021Publication date: March 28, 2024Inventors: Chuan LIN, Liang ZHAO
-
Publication number: 20240101527Abstract: A compound of Formula (I) below, or a pharmaceutically acceptable salt, stereoisomer, solvate, or prodrug thereof: in which R1, R2, R3, R5, R6, and R7 are defined as in the SUMMARY section. Further disclosed are a method of using the above-described compound, salt, stereoisomer, solvate, or prodrug for treating microbial infections and a pharmaceutical composition containing the same.Type: ApplicationFiled: October 23, 2020Publication date: March 28, 2024Applicant: TAIGEN BIOTECHNOLOGY CO., LTD.Inventors: Chu-Chung Lin, Hung-Chuan Chen, Chiayn Chiang, Chih-Ming Chen
-
Patent number: D1019632Type: GrantFiled: April 28, 2021Date of Patent: March 26, 2024Assignee: Garmin International, Inc.Inventors: Brent E. Barberis, Hans K. Fritze, Chuan-Hao Wen, Yu-An Lin, Todd P. Register, Benjamin D. Braun, Jonathan E. Reberry, Steven J. Christy
-
Patent number: D1019633Type: GrantFiled: April 28, 2021Date of Patent: March 26, 2024Assignee: Garmin International, Inc.Inventors: Brent E. Barberis, Hans K. Fritze, Chuan-Hao Wen, Yu-An Lin, Todd P. Register, Steven J. Christy, Benjamin D. Braun, Jonathan E. Reberry