Patents by Inventor ChuanJen Tsu
ChuanJen Tsu has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8285919Abstract: In some embodiments, a memory controller includes a plurality of processors of a first type and a processor of a second type coupled to the processors of the first type. Each of the plurality of processors of the first type is configured to determine a bad block rate of a memory channel of a solid state memory device to which it is configured to be coupled. The processor of the second type is configured to receive the bad block data rates from each of the plurality of processors of the first type and to report one of a total capacity or a bad block rate of the solid state memory device to a host device. The total capacity and the bad block rate of the solid state memory device are based on the bad block rates received from each of the plurality of processors of the first type.Type: GrantFiled: January 26, 2010Date of Patent: October 9, 2012Assignee: Initio CorporationInventors: Jianjun Luo, ChuanJen Tsu
-
Patent number: 8244961Abstract: In one embodiment, a system includes a serial data bus, a plurality of processors of a first type, and a processor of a second type. The serial data bus is configured to be coupled to a corresponding serial data bus of a host device. Each of the plurality of processors of the first type is coupled to a respective flash memory device. The processor of the second type is configured to manage the access that the plurality of the processors of the first type have to the serial data bus.Type: GrantFiled: May 19, 2009Date of Patent: August 14, 2012Assignee: Initio CorporationInventors: Jianjun Luo, ChuanJen Tsu
-
Patent number: 8151038Abstract: An integrated circuit includes a first serial advanced technology attachment (SATA) channel, a plurality of second SATA channels, and a channel multiplier. The first SATA channel is configured to be coupled to a corresponding serial data bus of a host device. Each of the plurality of SATA channels is configured to be coupled to a respective separate memory device channel. The channel multiplier is configured to couple the first SATA channel to each of the plurality of second SATA channels.Type: GrantFiled: May 19, 2009Date of Patent: April 3, 2012Assignee: Initio CorporationInventors: Jianjun Luo, ChuanJen Tsu, Jui Chuan Liang, Minhorng Ko
-
Patent number: 7970978Abstract: In one embodiment, a data storage system, includes a controller and a plurality of solid state memory devices each including at least one memory unit. The controller includes a data interface of a first type, a data interface of a second type, and a first serial data bus. Each of the data interfaces of the first and second types is configured to be coupled to a corresponding data interface of a host device. The first serial data bus is coupled to each of the data interfaces of the first and second types and to the plurality of solid state memory devices. The controller is configured to manage data flow between the plurality of solid state memory devices and the host device through the data interfaces of the first and second types.Type: GrantFiled: May 19, 2009Date of Patent: June 28, 2011Assignee: Initio CorporationInventors: Jianjun Luo, ChuanJen Tsu, Minhorng Ko
-
Publication number: 20100122022Abstract: In some embodiments, a memory controller includes a plurality of processors of a first type and a processor of a second type coupled to the processors of the first type. Each of the plurality of processors of the first type is configured to determine a bad block rate of a memory channel of a solid state memory device to which it is configured to be coupled. The processor of the second type is configured to receive the bad block data rates from each of the plurality of processors of the first type and to report one of a total capacity or a bad block rate of the solid state memory device to a host device. The total capacity and the bad block rate of the solid state memory device are based on the bad block rates received from each of the plurality of processors of the first type.Type: ApplicationFiled: January 26, 2010Publication date: May 13, 2010Applicant: INITIO CORPORATIONInventors: Jianjun LUO, ChuanJen TSU
-
Publication number: 20090300259Abstract: In one embodiment, a data storage system, includes a controller and a plurality of solid state memory devices each including at least one memory unit. The controller includes a data interface of a first type, a data interface of a second type, and a first serial data bus. Each of the data interfaces of the first and second types is configured to be coupled to a corresponding data interface of a host device. The first serial data bus is coupled to each of the data interfaces of the first and second types and to the plurality of solid state memory devices. The controller is configured to manage data flow between the plurality of solid state memory devices and the host device through the data interfaces of the first and second types.Type: ApplicationFiled: May 19, 2009Publication date: December 3, 2009Applicant: INITIO CORPORATIONInventors: Jianjun LUO, ChuanJen TSU, Minhorng KO
-
Publication number: 20090300258Abstract: An integrated circuit includes a first serial advanced technology attachment (SATA) channel, a plurality of second SATA channels, and a channel multiplier. The first SATA channel is configured to be coupled to a corresponding serial data bus of a host device. Each of the plurality of SATA channels is configured to be coupled to a respective separate memory device channel. The channel multiplier is configured to couple the first SATA channel to each of the plurality of second SATA channels.Type: ApplicationFiled: May 19, 2009Publication date: December 3, 2009Applicant: INITIO CORPORATIONInventors: Jianjun LUO, ChuanJen TSU, Jui Chuan LIANG, Minhorng KO
-
Publication number: 20090300274Abstract: In one embodiment, a system includes a serial data bus, a plurality of processors of a first type, and a processor of a second type. The serial data bus is configured to be coupled to a corresponding serial data bus of a host device. Each of the plurality of processors of the first type is coupled to a respective flash memory device. The processor of the second type is configured to manage the access that the plurality of the processors of the first type have to the serial data bus.Type: ApplicationFiled: May 19, 2009Publication date: December 3, 2009Applicant: INITIO CORPORATIONInventors: Jianjun LUO, ChuanJen TSU