Patents by Inventor Chun-Hsiun Chen
Chun-Hsiun Chen has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9122352Abstract: A method of forming a photo sensor includes the following steps. A substrate is provided, and a first electrode is formed on the substrate. A first silicon-rich dielectric layer is formed on the first electrode for sensing an infrared ray, wherein the first silicon-rich dielectric layer comprises a silicon-rich oxide layer, a silicon-rich nitride layer, or a silicon-rich oxynitride layer. A second silicon-rich dielectric layer is formed on the first silicon-rich dielectric layer for sensing visible light beams, wherein the second silicon-rich dielectric layer comprises a silicon-rich oxide layer, a silicon-rich nitride layer, or a silicon-rich oxynitride layer. A second electrode is formed on the second silicon-rich dielectric layer.Type: GrantFiled: November 7, 2014Date of Patent: September 1, 2015Assignee: AU Optronics Corp.Inventors: An-Thung Cho, Chia-Tien Peng, Hung-Wei Tseng, Cheng-Chiu Pai, Yu-Hsuan Li, Chun-Hsiun Chen, Wei-Ming Huang
-
Publication number: 20150062088Abstract: A method of forming a photo sensor includes the following steps. A substrate is provided, and a first electrode is formed on the substrate. A first silicon-rich dielectric layer is formed on the first electrode for sensing an infrared ray, wherein the first silicon-rich dielectric layer comprises a silicon-rich oxide layer, a silicon-rich nitride layer, or a silicon-rich oxynitride layer. A second silicon-rich dielectric layer is formed on the first silicon-rich dielectric layer for sensing visible light beams, wherein the second silicon-rich dielectric layer comprises a silicon-rich oxide layer, a silicon-rich nitride layer, or a silicon-rich oxynitride layer. A second electrode is formed on the second silicon-rich dielectric layer.Type: ApplicationFiled: November 7, 2014Publication date: March 5, 2015Inventors: An-Thung Cho, Chia-Tien Peng, Hung-Wei Tseng, Cheng-Chiu Pai, Yu-Hsuan Li, Chun-Hsiun Chen, Wei-Ming Huang
-
Patent number: 8907923Abstract: The present invention provides a photo sensor, a method of forming the photo sensor, and a related optical touch device. The photo sensor includes a first electrode, a second electrode, a first silicon-rich dielectric layer and a second silicon-rich dielectric layer. The first silicon-rich dielectric layer is disposed between the first electrode and the second electrode for sensing infrared rays, and the second silicon-rich dielectric layer is disposed between the first silicon-rich dielectric layer and the second electrode for sensing visible light beams. The multi-layer structure including the first silicon-rich dielectric layer and the second silicon-rich dielectric layer enables the single photo sensor to effectively detect both infrared rays and visible light beams. Moreover, the single photo sensor is easily integrated into an optical touch device to form optical touch panel integrated on glass.Type: GrantFiled: March 7, 2010Date of Patent: December 9, 2014Assignee: AU Optronics Corp.Inventors: An-Thung Cho, Chia-Tien Peng, Hung-Wei Tseng, Cheng-Chiu Pai, Yu-Hsuan Li, Chun-Hsiun Chen, Wei-Ming Huang
-
Patent number: 8772075Abstract: A display region and a light sensing region are defined in each pixel region of the OLED touch panel of the present invention. The readout thin film transistor of the light sensing region is formed by the same processes with the drive thin film transistor of the display region. The top and bottom electrodes of the optical sensor are formed by the same processes with the top and bottom electrodes of the OLED. Accordingly, the present invention can just add a step of forming the patterned sensing dielectric layer to the processes of forming an OLED panel to integrate the optical sensor into the pixel region of the OLED panel. Thus, an OLED touch panel is formed.Type: GrantFiled: March 4, 2010Date of Patent: July 8, 2014Assignee: AU Optronics Corp.Inventors: An-Thung Cho, Jung-Yen Huang, Chia-Tien Peng, Chun-Hsiun Chen, Wei-Ming Huang
-
Patent number: 8748896Abstract: A thin film transistor disposed on a substrate is provided. The thin film transistor includes a gate, a gate insulating layer, a silicon-rich channel layer, a source, and a drain. The gate is disposed on the substrate. The gate insulator is disposed over the gate. The silicon-rich channel layer is disposed above the gate, wherein the material of the silicon-rich channel layer is selected from a group consisting of silicon-rich silicon oxide (Si-rich SiOx), silicon-rich silicon nitride (Si-rich SiNx), silicon-rich silicon oxynitride (Si-rich SiOxNy), silicon-rich silicon carbide (Si-rich SiC) and silicon-rich silicon oxycarbide (Si-rich SiOC). The content (concentration) of silicon of the silicon-rich channel layer within a film depth between 10 nm to 170 nm ranges from about 1E23 atoms/cm3 to about 4E23 atoms/cm3. The source and the drain are connected with the silicon-rich channel layer.Type: GrantFiled: October 8, 2013Date of Patent: June 10, 2014Assignee: Au Optronics CorporationInventors: An-Thung Cho, Wan-Yi Liu, Chia-Kai Chen, Wu-Hsiung Lin, Chun-Hsiun Chen, Wei-Ming Huang
-
Publication number: 20140034951Abstract: A thin film transistor disposed on a substrate is provided. The thin film transistor includes a gate, a gate insulating layer, a silicon-rich channel layer, a source, and a drain. The gate is disposed on the substrate. The gate insulator is disposed over the gate. The silicon-rich channel layer is disposed above the gate, wherein the material of the silicon-rich channel layer is selected from a group consisting of silicon-rich silicon oxide (Si-rich SiOx), silicon-rich silicon nitride (Si-rich SiNx), silicon-rich silicon oxynitride (Si-rich SiOxNy), silicon-rich silicon carbide (Si-rich SiC) and silicon-rich silicon oxycarbide (Si-rich SiOC). The content (concentration) of silicon of the silicon-rich channel layer within a film depth between 10 nm to 170 nm ranges from about 1E23 atoms/cm3 to about 4E23 atoms/cm3. The source and the drain are connected with the silicon-rich channel layer.Type: ApplicationFiled: October 8, 2013Publication date: February 6, 2014Applicant: Au Optronics CorporationInventors: An-Thung Cho, Wan-Yi Liu, Chia-Kai Chen, Wu-Hsiung Lin, Chun-Hsiun Chen, Wei-Ming Huang
-
Patent number: 8586425Abstract: A thin film transistor disposed on a substrate is provided. The thin film transistor includes a gate, a gate insulating layer, a silicon-rich channel layer, a source, and a drain. The gate is disposed on the substrate. The gate insulator is disposed over the gate. The silicon-rich channel layer is disposed above the gate, wherein the material of the silicon-rich channel layer is selected from a group consisting of silicon-rich silicon oxide (Si-rich SiOx), silicon-rich silicon nitride (Si-rich SiNx), silicon-rich silicon oxynitride (Si-rich SiOxNy), silicon-rich silicon carbide (Si-rich SiC) and silicon-rich silicon oxycarbide (Si-rich SiOC). The content (concentration) of silicon of the silicon-rich channel layer within a film depth between 10 nm to 170 nm ranges from about 1E23 atoms/cm3 to about 4E23 atoms/cm3. The source and the drain are connected with the silicon-rich channel layer.Type: GrantFiled: December 10, 2010Date of Patent: November 19, 2013Assignee: Au Optronics CorporationInventors: An-Thung Cho, Wan-Yi Liu, Chia-Kai Chen, Wu-Hsiung Lin, Chun-Hsiun Chen, Wei-Ming Huang
-
Patent number: 8564584Abstract: An electrophoretic display with threshold voltage drift compensation functionality includes a gate driving circuit, a data driving circuit, a controller and a pixel array. The gate driving circuit provides plural gate signals according to a scan control signal. The data driving circuit provides plural data signals according to a data control signal. The controller is employed to provide the scan control signal and the data control signal. The pixel array is utilized for displaying images according to the gate signals and the data signals. Each of the gate signals includes a writing enable pulse for enabling write operations of the data signals during a writing period. And during a compensation period, each of the gate signals includes a compensation pulse for performing threshold voltage drift compensation operations on the data switches of the pixel array, and the data signals are set to hold a common voltage.Type: GrantFiled: May 6, 2010Date of Patent: October 22, 2013Assignee: AU Optronics Corp.Inventors: Chang-Yu Huang, Chuan-Sheng Wei, Pei-Ming Chen, Chun-Hsiun Chen, Wei-Ming Huang
-
Patent number: 8553186Abstract: A display panel having a pixel region and a sensing region includes a first substrate, a second substrate and a display medium layer. A plurality of pixel structures and at least one photo-voltaic cell device are disposed on the first substrate. The pixel structures are arranged in the pixel region in array, and each of the pixel structures includes a thin film transistor and a pixel electrode electrically connected to the thin film transistor. The photo-voltaic cell device disposed in the sensing region includes a doped semiconductor layer, a transparent electrode layer, a first type doped silicon-rich dielectric layer and a second type doped silicon-rich dielectric layer. The first type doped silicon-rich dielectric layer and the second type doped silicon-rich dielectric layer are disposed between the doped semiconductor layer and the transparent electrode layer. The display medium layer is disposed between the first substrate and the second substrate.Type: GrantFiled: October 1, 2009Date of Patent: October 8, 2013Assignee: Au Optronics CorporationInventors: An-Thung Cho, Chia-Tien Peng, Wan-Yi Liu, Chun-Hsiun Chen, Wei-Ming Huang
-
Patent number: 8344381Abstract: A UV sensor comprises a silicon-rich dielectric layer with a refractive index in a range of about 1.7 to about 2.5 for serving as the light sensing material of the UV sensor. The fabrication method of the UV sensor can be integrated with the fabrication process of semiconductor devices or flat display panels.Type: GrantFiled: February 21, 2010Date of Patent: January 1, 2013Assignee: AU Optronics Corp.Inventors: An-Thung Cho, Chi-Hua Sheng, Ruei-Liang Luo, Wan-Yi Liu, Wei-Min Sun, Chi-Mao Hung, Chun-Hsiun Chen, Wei-Ming Huang
-
Publication number: 20120241743Abstract: A thin film transistor (TFT) and a fabricating method thereof are provided. The TFT includes a channel layer, an ohmic contact layer, a dielectric layer, a source, a drain, a gate, and a gate insulating layer. The channel layer has an upper surface and a sidewall. The ohmic contact layer is disposed on a portion of the upper surface of the channel layer. The dielectric layer is disposed on the sidewall of the channel layer, and does not overlap with the ohmic contact layer. The source and the drain are disposed on portions of the ohmic contact layer and the dielectric layer. A portion of dielectric layer is not covered by the source or the drain. The gate is above or below the channel layer. The gate insulating layer is disposed between the gate and the channel layer.Type: ApplicationFiled: June 6, 2012Publication date: September 27, 2012Applicant: AU OPTRONICS CORPORATIONInventors: Guang-Ren Shen, Pei-Ming Chen, Chun-Hsiun Chen, Wei-Ming Huang
-
Patent number: 8233213Abstract: An electrophoresis display panel including an active device array substrate and an electrophoresis display film is provided. The active device array substrate includes a plurality of active devices and a shielding pattern. The electrophoresis display film is disposed on the active device array substrate. The electrophoresis display film includes a conductive layer, a dielectric layer and a plurality of electrophoresis display mediums. The dielectric layer is disposed on the conductive layer and has a plurality of micro-cups arranged in area array. The dielectric layer is between the conductive layer and the active device array substrate. Light passing through the dielectric layer is prevented from irradiating onto the active devices by the shielding pattern. In addition, the electrophoresis display mediums are filled within the micro-cups, respectively.Type: GrantFiled: May 18, 2011Date of Patent: July 31, 2012Assignee: Au Optronics CorporationInventors: Chuan-Sheng Wei, Sheng-Wen Huang, Pei-Ming Chen, Chun-Hsiun Chen, Wei-Ming Huang
-
Patent number: 8232147Abstract: A thin film transistor (TFT) and a fabricating method thereof are provided. The TFT includes a channel layer, an ohmic contact layer, a dielectric layer, a source, a drain, a gate, and a gate insulating layer. The channel layer has an upper surface and a sidewall. The ohmic contact layer is disposed on a portion of the upper surface of the channel layer. The dielectric layer is disposed on the sidewall of the channel layer, and does not overlap with the ohmic contact layer. The source and the drain are disposed on portions of the ohmic contact layer and the dielectric layer. A portion of dielectric layer is not covered by the source or the drain. The gate is above or below the channel layer. The gate insulating layer is disposed between the gate and the channel layer.Type: GrantFiled: May 14, 2010Date of Patent: July 31, 2012Assignee: Au Optronics CorporationInventors: Guang-Ren Shen, Pei-Ming Chen, Chun-Hsiun Chen, Wei-Ming Huang
-
Patent number: 8154061Abstract: A bottom gate thin film transistor and an active array substrate are provided. The bottom gate thin film transistor includes a gate, a gate insulation layer, a semiconductor layer, a plurality of sources and a plurality of drains. The gate insulation layer is disposed on the gate. The semiconductor layer is disposed on the gate insulation layer and located above the gate. An area ratio of the semiconductor layer and the gate is about 0.001 to 0.9. The sources are electrically connected with each other, and the drains are electrically connected with each other.Type: GrantFiled: July 10, 2009Date of Patent: April 10, 2012Assignee: Au Optronics CorporationInventors: Chuan-Sheng Wei, Guang-Ren Shen, Chang-Yu Huang, Pei-Ming Chen, Sheng-Chao Liu, Chun-Hsiun Chen, Wei-Ming Huang
-
Patent number: 8154020Abstract: A photo-voltaic cell device includes a first electrode, an N-type doped silicon-rich dielectric layer, a P-type doped silicon-rich dielectric layer, and a second electrode. The N-type doped silicon-rich dielectric layer is disposed on the first electrode, and the N-type doped silicon-rich dielectric layer is doped with an N-type dopant. The P-type doped silicon-rich dielectric layer is disposed on the N-type doped silicon-rich dielectric layer, and the P-type doped silicon-rich dielectric layer is doped with a P-type dopant. The second electrode is disposed on the P-type doped silicon-rich dielectric layer. A display panel including the photo-voltaic cell device is also provided.Type: GrantFiled: May 12, 2009Date of Patent: April 10, 2012Assignee: Au Optronics CorporationInventors: An-Thung Cho, Chia-Tien Peng, Yu-Cheng Chen, Hong-Zhang Lin, Yi-Chien Wen, Wei-Min Sun, Chi-Mao Hung, Chun-Hsiun Chen
-
Patent number: 8093648Abstract: A method for manufacturing a non-volatile memory and a structure thereof are provided. The manufacturing method comprises the following steps. Firstly, a substrate is provided. Next, a semiconductor layer is formed on the substrate. Then, a Si-rich dielectric layer is formed on the semiconductor layer. After that, a plurality of silicon nanocrystals is formed in the Si-rich dielectric layer by a laser annealing process to form a charge-storing dielectric layer. Last, a gate electrode is formed on the charge-storing dielectric layer.Type: GrantFiled: July 10, 2009Date of Patent: January 10, 2012Assignee: Au Optronics Corp.Inventors: An-Thung Cho, Chia-Tien Peng, Chih-Wei Chao, Wan-Yi Liu, Chia-Kai Chen, Chun-Hsiun Chen, Wei-Ming Huang
-
Publication number: 20110216394Abstract: An electrophoresis display panel including an active device array substrate and an electrophoresis display film is provided. The active device array substrate includes a plurality of active devices and a shielding pattern. The electrophoresis display film is disposed on the active device array substrate. The electrophoresis display film includes a conductive layer, a dielectric layer and a plurality of electrophoresis display mediums. The dielectric layer is disposed on the conductive layer and has a plurality of micro-cups arranged in area array. The dielectric layer is between the conductive layer and the active device array substrate. Light passing through the dielectric layer is prevented from irradiating onto the active devices by the shielding pattern. In addition, the electrophoresis display mediums are filled within the micro-cups, respectively.Type: ApplicationFiled: May 18, 2011Publication date: September 8, 2011Applicant: AU OPTRONICS CORPORATIONInventors: Chuan-Sheng Wei, Sheng-Wen Huang, Pei-Ming Chen, Chun-Hsiun Chen, Wei-Ming Huang
-
Publication number: 20110215324Abstract: A thin film transistor (TFT) and a fabricating method thereof are provided. The TFT includes a channel layer, an ohmic contact layer, a dielectric layer, a source, a drain, a gate, and a gate insulating layer. The channel layer has an upper surface and a sidewall. The ohmic contact layer is disposed on a portion of the upper surface of the channel layer. The dielectric layer is disposed on the sidewall of the channel layer, and does not overlap with the ohmic contact layer. The source and the drain are disposed on portions of the ohmic contact layer and the dielectric layer. A portion of dielectric layer is not covered by the source or the drain. The gate is above or below the channel layer. The gate insulating layer is disposed between the gate and the channel layer.Type: ApplicationFiled: May 14, 2010Publication date: September 8, 2011Applicant: AU OPTRONICS CORPORATIONInventors: Guang-Ren Shen, Pei-Ming Chen, Chun-Hsiun Chen, Wei-Ming Huang
-
Publication number: 20110156043Abstract: A thin film transistor disposed on a substrate is provided. The thin film transistor includes a gate, a gate insulating layer, a silicon-rich channel layer, a source, and a drain. The gate is disposed on the substrate. The gate insulator is disposed over the gate. The silicon-rich channel layer is disposed above the gate, wherein the material of the silicon-rich channel layer is selected from a group consisting of silicon-rich silicon oxide (Si-rich SiOx), silicon-rich silicon nitride (Si-rich SiNx), silicon-rich silicon oxynitride (Si-rich SiOxNy), silicon-rich silicon carbide (Si-rich SiC) and silicon-rich silicon oxycarbide (Si-rich SiOC). The content (concentration) of silicon of the silicon-rich channel layer within a film depth between 10 nm to 170 nm ranges from about 1E23 atoms/cm3 to about 4E23 atoms/cm3. The source and the drain are connected with the silicon-rich channel layer.Type: ApplicationFiled: December 10, 2010Publication date: June 30, 2011Applicant: AU OPTRONICS CORPORATIONInventors: An-Thung Cho, Wan-Yi Liu, Chia-Kai Chen, Wu-Hsiung Lin, Chun-Hsiun Chen, Wei-Ming Huang
-
Patent number: 7969642Abstract: An electrophoresis display panel including an active device array substrate and an electrophoresis display film is provided. The active device array substrate includes a plurality of active devices and a shielding pattern. The electrophoresis display film is disposed on the active device array substrate. The electrophoresis display film includes a conductive layer, a dielectric layer and a plurality of electrophoresis display mediums. The dielectric layer is disposed on the conductive layer and has a plurality of micro-cups arranged in area array. The dielectric layer is between the conductive layer and the active device array substrate. Light passing through the dielectric layer is prevented from irradiating onto the active devices by the shielding pattern. In addition, the electrophoresis display mediums are filled within the micro-cups, respectively.Type: GrantFiled: February 3, 2010Date of Patent: June 28, 2011Assignee: Au Optronics CorporationInventors: Chuan-Sheng Wei, Sheng-Wen Huang, Pei-Ming Chen, Chun-Hsiun Chen, Wei-Ming Huang