Patents by Inventor Chung-Pang Chi
Chung-Pang Chi has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9159685Abstract: A conductive structure for a semiconductor chip and a method for forming the conductive structure are provided. The semiconductor chip comprises a semiconductor substrate, a pad, a passivation layer and a patterned insulating layer. The patterned insulating layer is disposed on the passivation layer and partially and directly covers the first opening of the pad to expose a second opening. The conductive structure comprises an under bump metal (UBM) layer and a conductive bump. The UBM layer is disposed in the second opening defined by the patterned insulating layer and is electrically connected to the pad. The conductive bump is disposed on the UBM layer and is electrically connected to the UBM layer. The upper surface of the conductive bump is greater than the upper surface of the patterned insulating layer, while the portion of the conductive bump disposed in the second opening is covered by the UBM layer.Type: GrantFiled: September 23, 2014Date of Patent: October 13, 2015Assignee: CHIPMOS TECHNOLOGIES INC.Inventors: Geng-Shin Shen, Chung-Pang Chi
-
Publication number: 20150011082Abstract: A conductive structure for a semiconductor chip and a method for forming the conductive structure are provided. The semiconductor chip comprises a semiconductor substrate, a pad, a passivation layer and a patterned insulating layer. The patterned insulating layer is disposed on the passivation layer and partially and directly covers the first opening of the pad to expose a second opening. The conductive structure comprises an under bump metal (UBM) layer and a conductive bump. The UBM layer is disposed in the second opening defined by the patterned insulating layer and is electrically connected to the pad. The conductive bump is disposed on the UBM layer and is electrically connected to the UBM layer. The upper surface of the conductive bump is greater than the upper surface of the patterned insulating layer, while the portion of the conductive bump disposed in the second opening is covered by the UBM layer.Type: ApplicationFiled: September 23, 2014Publication date: January 8, 2015Inventors: Geng-Shin SHEN, Chung-Pang CHI
-
Patent number: 8872336Abstract: A conductive structure for a semiconductor chip and a method for forming the conductive structure are provided. The semiconductor chip comprises a semiconductor substrate, a pad, a passivation layer and a patterned insulating layer. The patterned insulating layer is disposed on the passivation layer and partially and directly covers the first opening of the pad to expose a second opening. The conductive structure comprises an under bump metal (UBM) layer and a conductive bump. The UBM layer is disposed in the second opening defined by the patterned insulating layer and is electrically connected to the pad. The conductive bump is disposed on the UBM layer and is electrically connected to the UBM layer. The upper surface of the conductive bump is greater than the upper surface of the patterned insulating layer, while the portion of the conductive bump disposed in the second opening is covered by the UBM layer.Type: GrantFiled: October 18, 2012Date of Patent: October 28, 2014Assignee: Chipmos Technologies Inc.Inventors: Geng-Shin Shen, Chung-Pang Chi
-
Patent number: 8786109Abstract: A conductive structure for a semiconductor chip and a method for forming the conductive structure are provided. The semiconductor chip comprises a plurality of first pads and second pads. The pad area is defined with a first area, a second area and a third area, wherein the first area is located between the second area and the third area. Each of the first pads and the second pads are interlaced to each other on the first area. The conductive structure comprises a plurality of conductive bumps formed on each of the first pads and the second pads respectively to electrically connect with each of the first pads and the second pads. Each of the conductive bumps has a first bump-width disposed on the first area and a second bump-width disposed on one of the second and third areas in which the first bump-width is shorter than the second bump-width.Type: GrantFiled: March 11, 2013Date of Patent: July 22, 2014Assignee: Chipmos Technologies Inc.Inventor: Chung-Pang Chi
-
Patent number: 8697566Abstract: A manufacturing method of a bump structure is provided. A substrate having at least one pad and a passivation layer is provided. The passivation layer has at least one first opening exposing the pad. An insulating layer is formed on the passivation layer. The insulating layer has at least one second opening located above the first opening. A metal layer is formed on the insulating layer. The metal layer electrically connects the pad through the first and second openings. A first bump is formed in the first and second openings. A second bump is formed on the first bump and a portion of the metal layer. The metal layer not covered by the second bump is partially removed by using the second bump as a mask, so as to form at least one UBM layer. The first bump is completely covered by the UBM layer and the second bump.Type: GrantFiled: September 5, 2011Date of Patent: April 15, 2014Assignee: ChipMOS Technologies Inc.Inventor: Chung-Pang Chi
-
Publication number: 20130292821Abstract: A conductive structure for a semiconductor chip and a method for forming the conductive structure are provided. The semiconductor chip comprises a plurality of first pads and second pads. The pad area is defined with a first area, a second area and a third area, wherein the first area is located between the second area and the third area. Each of the first pads and the second pads are interlaced to each other on the first area. The conductive structure comprises a plurality of conductive bumps formed on each of the first pads and the second pads respectively to electrically connect with each of the first pads and the second pads. Each of the conductive bumps has a first bump-width disposed on the first area and a second bump-width disposed on one of the second and third areas in which the first bump-width is shorter than the second bump-width.Type: ApplicationFiled: March 11, 2013Publication date: November 7, 2013Applicant: CHIPMOS TECHNOLOGIES INC.Inventor: Chung-Pang CHI
-
Patent number: 8319337Abstract: A conductive structure for a semiconductor integrated circuit and method for forming the conductive structure are provided. The semiconductor integrated circuit has a pad and a passivation layer partially covering the pad to define a first opening portion having a first lateral size. The conductive structure electrically connects to the pad via the first opening portion. The conductive structure comprises a support layer defining a second opening portion. A conductor is formed in the second opening portion to serve as a bump having a planar top surface.Type: GrantFiled: September 13, 2007Date of Patent: November 27, 2012Assignee: Chipmos Technologies Inc.Inventors: Chung-Pang Chi, Cheng Tang Huang
-
Publication number: 20120153460Abstract: A manufacturing method of a bump structure is provided. A substrate having at least one pad and a passivation layer is provided. The passivation layer has at least one first opening exposing the pad. An insulating layer is formed on the passivation layer. The insulating layer has at least one second opening located above the first opening. A metal layer is formed on the insulating layer. The metal layer electrically connects the pad through the first and second openings. A first bump is formed in the first and second openings. A second bump is formed on the first bump and a portion of the metal layer. The metal layer not covered by the second bump is partially removed by using the second bump as a mask, so as to form at least one UBM layer. The first bump is completely covered by the UBM layer and the second bump.Type: ApplicationFiled: September 5, 2011Publication date: June 21, 2012Applicant: CHIPMOS TECHNOLOGIES INC.Inventor: Chung-Pang Chi
-
Publication number: 20080078995Abstract: A chip structure including a substrate, a plurality of chip bonding pads and a plurality of test-bonding-pad sets is provided. The substrate has an active surface and the chip bonding pads are disposed on the active surface. At least part of the chip bonding pads is arranged along a first line. The test-bonding-pad sets are disposed on the active surface and arranged along a second line, wherein the first line is parallel to the second line and the pitches between neighboring test-bonding-pad sets are the same. Each test-bonding-pad set has a plurality of test bonding pads. The test bonding pads are electrically connected to the chip bonding pads arranged along the first line. The distances between the test bonding pads of each test-bonding-pad set and the first line are different. Accordingly, there is no increase in the cost for electrical testing said chip structure.Type: ApplicationFiled: October 17, 2006Publication date: April 3, 2008Applicants: CHIPMOS TECHNOLGIES INC., CHIPMOS TECHNOLOGIES (BERMUDA) LTD.Inventor: CHUNG-PANG CHI