Patents by Inventor Clyde R. Fuller
Clyde R. Fuller has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 6958260Abstract: A method, system and materials for use in hydrogen gettering in conjunction with microelectronic and microwave components that are generally hermetically sealed in an enclosure typically referred to as a “package”. Gettering materials that can be used include titanium with or without a hydrogen permeable coating or covering, alloys of zirconium-vanadium iron and zeolites and several ways to apply these materials to the package. In addition, the hydrogen permeable material can be used over a vent from the interior of the package to the exterior wherein hydrogen will escape from the package interior when the hydrogen concentration within the package is greater than without the package.Type: GrantFiled: August 19, 2003Date of Patent: October 25, 2005Assignee: Texas Instruments IncorporatedInventors: John M. Bedinger, Clyde R. Fuller
-
Publication number: 20040036168Abstract: A method, system and materials for use in hydrogen gettering in conjunction with microelectronic and microwave components that are generally hermetically sealed in an enclosure typically referred to as a “package”. Gettering materials that can be used include titanium with or without a hydrogen permeable coating or covering, alloys of zirconium-vanadium iron and zeolites and several ways to apply these materials to the package. In addition, the hydrogen permeable material can be used over a vent from the interior of the package to the exterior wherein hydrogen will escape from the package interior when the hydrogen concentration within the package is greater than without the package.Type: ApplicationFiled: August 19, 2003Publication date: February 26, 2004Inventors: John M. Bedinger, Clyde R. Fuller
-
Patent number: 6673400Abstract: A method, system and materials for use in hydrogen gettering in conjunction with microelectronic and microwave components that are generally hermetically sealed in an enclosure typically referred to as a “package”. Gettering materials that can be used include titanium with or without a hydrogen permeable coating or covering, alloys of zirconium-vanadium iron and zeolites and several ways to apply these materials to the package. In addition, the hydrogen permeable material can be used over a vent from the interior of the package to the exterior wherein hydrogen will escape from the package interior when the hydrogen concentration within the package is greater than without the package.Type: GrantFiled: October 7, 1997Date of Patent: January 6, 2004Assignee: Texas Instruments IncorporatedInventors: John M. Bedinger, Clyde R. Fuller
-
Patent number: 6191021Abstract: Generally, and in one form of the invention, a method is disclosed for forming an ohmic contact on a GaAs surface 20 comprising the steps of depositing a layer of InGaAs 22 over the GaAs surface 20, and depositing a layer of TiW 24 on the layer of InGaAs 22, whereby a reliable and stable electrical contact is established to the GaAs surface 20 and whereby Ti does not generally react with the In.Type: GrantFiled: April 23, 1997Date of Patent: February 20, 2001Assignee: TriQuint Semiconductors Texas, Inc.Inventors: Clyde R. Fuller, Joseph B. Delaney, Thomas E. Nagle
-
Patent number: 5804877Abstract: Generally, and in one form of the invention, a method is disclosed for forming an ohmic contact on a GaAs surface 20 comprising the steps of depositing a layer of InGaAs 22 over the GaAs surface 20, and depositing a layer of TiW 24 on the layer of InGaAs 22, whereby a reliable and stable electrical contact is established to the GaAs surface 20 and whereby Ti does not generally react with the In.Type: GrantFiled: June 20, 1996Date of Patent: September 8, 1998Assignee: Texas Instruments IncorporatedInventors: Clyde R. Fuller, Joseph B. Delaney, Thomas E. Nagle
-
Patent number: 5583074Abstract: The disclosure relates to a semiconductor circuit on a single chip, preferably of gallium arsenide, wherein insulating layers with vias therein for receiving metallization include a thin silicon nitride layer beneath a relatively much thicker silicon oxide layer with the nitride exposed on the via side walls to contact gold in the metallization within the via. The disclosure further includes metallization formed as a TiW/Au/TiW sandwich wherein the TiW layer contacting the insulator on the substrate is formed of a first tensile film of TiW with a compressive film of TiW of substantially the same thickness thereover and in contact therewith to lower the tensile force applied by the tensile layer, yet maintain the resultant force tensile.Type: GrantFiled: June 7, 1995Date of Patent: December 10, 1996Assignee: Texas Instruments IncorporatedInventors: Clyde R. Fuller, Joseph B. Delaney, Robbie W. Skinner
-
Patent number: 5569944Abstract: Generally, and in one form of the invention a method for making a heterojunction bipolar transistor comprising the steps of forming a compound semiconductor material structure comprised of a plurality of layers, wherein at least one of the plurality of layers is comprised of a first material (e.g. GaAs 36) and at least one of the remaining of the plurality of layers is comprised of a second material (e.g. AlGaAs 32); and etching the layers comprised of the first material with an etchant that does not appreciably etch the layers of the second material is disclosed. A surprising aspect of this invention is that no additional etch stop layer was added in the material structure. Etchants were found that stop on the wide band gap emitter layer (e.g. AlGaAs) usually found in heterojunction bipolar transistors despite the similarity of the materials.Type: GrantFiled: June 7, 1994Date of Patent: October 29, 1996Assignee: Texas Instruments IncorporatedInventors: Joseph B. Delaney, Timothy S. Henderson, Clyde R. Fuller, Betty S. Mercer
-
Patent number: 5162261Abstract: A sputter-etch process is used to etch vias having substantially vertical sidewalls, such that a sloped sidewall is formed. Using a silicon dioxide layer in which to form the vias, slopes of approximately 45.degree. may be obtained. A second insulator layer may be provided to protect the leads and other portions of the device during the sputter-etch to prevent damage.Type: GrantFiled: January 10, 1992Date of Patent: November 10, 1992Assignee: Texas Instruments IncorporatedInventors: Clyde R. Fuller, Victor C. Sutcliffe
-
Patent number: 5055908Abstract: The disclosure relates to a semiconductor circuit on a single chip, preferably of gallium arsenide, wherein insulating layers with vias therein for receiving metallization include a thin silicon nitride layer beneath a relatively much thicker silicon oxide layer with the nitride exposed on the via side walls to contact gold in the metallization within the via. The disclosure further includes metallization formed as a TiW/Au/TiW sandwich wherein the TiW layer contacting the insulator on the substrate is formed of a first tensile film of TiW with a compressive film of TiW of substantially the same thickness thereover and in contact therewith to lower the tensile force applied by the tensile layer, yet maintain the resultant force tensile.Type: GrantFiled: July 27, 1987Date of Patent: October 8, 1991Assignee: Texas Instruments IncorporatedInventors: Clyde R. Fuller, Joseph B. Delaney, Robbie W. Skinner
-
Patent number: 4659426Abstract: Refractory metals, refractory metal silicide, and polysilicon/refractory metal silicide sandwich structures integrated circuits are etched using carbonyl chemistry. That is, the deposited material is plasma etched using an etchant gas mixture which contains a gas, such as CO2, which can dissociate to provide carbonyl groups (CO) or, in combination with halogen sources, carbonyl halide radicals.Type: GrantFiled: May 3, 1985Date of Patent: April 21, 1987Assignee: Texas Instruments IncorporatedInventors: Clyde R. Fuller, Gordon P. Pollack, Robert H. Eklund, Dave Monahan
-
Patent number: 4242698Abstract: A microelectronic integrated circuit having first and second levels of thin-film metallization separated by an insulation layer is provided with a system for electrical interconnections between metallization levels, at selected locations, without requiring extra spacing between metal paths, in either the first or second levels. Maximum circuit density is thereby permitted, with no restriction on the placement of interconnection vias. Circuit layout is greatly simplified because all metal paths have uniform widths and minimum spacings, achieved with the use of vias that are "oversized" in both the transverse and longitudinal directions. Consequently, it is required that second level metal differ in composition from first level metal, and be patterned with an etchant that does not attack first level metal.Type: GrantFiled: November 2, 1977Date of Patent: December 30, 1980Assignee: Texas Instruments IncorporatedInventors: Prabhakar B. Ghate, Arthur M. Wilson, Clyde R. Fuller
-
Patent number: 4101351Abstract: Silicon solar cells may be made from either "P" type substrates with "N" type dopants to form the geometries or with "N" type substrates and "P" type dopants forming the junction. This invention relates to the dopant species employed, the improved method of application and junction formation, formation of insitu anti-reflective coatings, and improved metallization processing for silicon solar cells. The invention does not affect preparation of the silicon substrate prior to diffusion steps, and is applicable both to planar solar cells and to vertical-multijunction cells. This invention discloses an alternate process of junction formation using arsenic as dopant. The process is uniquely different in the fact that it simplifies the number of process steps by using the doped oxide for junction formation, metallization mask and as an anti-reflection surface layer.Type: GrantFiled: November 15, 1976Date of Patent: July 18, 1978Assignee: Texas Instruments IncorporatedInventors: Pradeep L. Shah, Clyde R. Fuller