Patents by Inventor Conal Murray
Conal Murray has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11927616Abstract: A method for measuring alpha particle emissions may include obtaining a wafer emission rate, wherein the wafer emission rate is measured with a counter. The method may further include covering the wafer with a metal mesh grounded to a cathode of the counter wherein the metal mesh is grounded to the cathode outboard of the wafer and obtaining a mesh and wafer emission rate, wherein the mesh and wafer emission rate is measured with the counter. The method may further include replacing the wafer with a wafer carcass, obtaining a wafer carcass and mesh emission rate, and calculating a wafer carcass emissivity.Type: GrantFiled: March 30, 2021Date of Patent: March 12, 2024Assignee: International Business Machines CorporationInventors: Michael S. Gordon, Kenneth P. Rodbell, Conal Murray
-
Publication number: 20220317172Abstract: A method for measuring alpha particle emissions may include obtaining a wafer emission rate, wherein the wafer emission rate is measured with a counter. The method may further include covering the wafer with a metal mesh grounded to a cathode of the counter wherein the metal mesh is grounded to the cathode outboard of the wafer and obtaining a mesh and wafer emission rate, wherein the mesh and wafer emission rate is measured with the counter. The method may further include replacing the wafer with a wafer carcass, obtaining a wafer carcass and mesh emission rate, and calculating a wafer carcass emissivity.Type: ApplicationFiled: March 30, 2021Publication date: October 6, 2022Inventors: Michael S. Gordon, Kenneth P. Rodbell, Conal Murray
-
Patent number: 11069567Abstract: A metal interconnect structure can be fabricated within an integrated circuit (IC). A recess can be created in an IC dielectric layer and a surface modulation liner can be formed by depositing two different metallic elements onto the surfaces of the recess. One metallic element can have a standard electrode potential greater than a standard electrode potential of an interconnect metal, and the other metallic element can have a standard electrode potential less than the standard electrode potential of the interconnect metal. A metal interconnect structure can be formed by filling the remainder of the recess with interconnect metal, which is physically separated from the dielectric layer by the surface modulation liner. The surface topography of the metal interconnect structure can be modulated with a polishing process, by removing a top portion of the interconnect metal and a top portion of the surface modulation liner.Type: GrantFiled: June 26, 2019Date of Patent: July 20, 2021Assignee: International Business Machines CorporationInventors: Conal Murray, Chih-Chao Yang
-
Patent number: 10903115Abstract: Methods for forming high aspect-ratio conductive regions of a metallization network with reduced grain boundaries are described. Aspects of the invention include forming a trench in a dielectric material on the substrate. A conductive material is formed in the trench, wherein the conductive material includes a first grain boundary level. Portions of the dielectric material are removed to expose sidewalls of the conductive material. The conductive material is annealed to reduce the first grain boundary level.Type: GrantFiled: January 2, 2020Date of Patent: January 26, 2021Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Conal Murray, Chih-Chao Yang
-
Publication number: 20200135556Abstract: Methods for forming high aspect-ratio conductive regions of a metallization network with reduced grain boundaries are described. Aspects of the invention include forming a trench in a dielectric material on the substrate. A conductive material is formed in the trench, wherein the conductive material includes a first grain boundary level. Portions of the dielectric material are removed to expose sidewalls of the conductive material. The conductive material is annealed to reduce the first grain boundary level.Type: ApplicationFiled: January 2, 2020Publication date: April 30, 2020Inventors: Conal Murray, Chih-Chao Yang
-
Patent number: 10600686Abstract: Methods for forming high aspect-ratio conductive regions of a metallization network with reduced grain boundaries are described. Aspects of the invention include forming a trench in a dielectric material on the substrate. A conductive material is formed in the trench, wherein the conductive material includes a first grain boundary level. Portions of the dielectric material are removed to expose sidewalls of the conductive material. The conductive material is annealed to reduce the first grain boundary level.Type: GrantFiled: June 8, 2018Date of Patent: March 24, 2020Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Conal Murray, Chih-Chao Yang
-
Patent number: 10522398Abstract: A metal interconnect structure can be fabricated within an integrated circuit (IC). A recess can be created in an IC dielectric layer and a surface modulation liner can be formed by depositing two different metallic elements onto the surfaces of the recess. One metallic element can have a standard electrode potential greater than a standard electrode potential of an interconnect metal, and the other metallic element can have a standard electrode potential less than the standard electrode potential of the interconnect metal. A metal interconnect structure can be formed by filling the remainder of the recess with interconnect metal, which is physically separated from the dielectric layer by the surface modulation liner. The surface topography of the metal interconnect structure can be modulated with a polishing process, by removing a top portion of the interconnect metal and a top portion of the surface modulation liner.Type: GrantFiled: August 31, 2017Date of Patent: December 31, 2019Assignee: International Business Machines CorporationInventors: Conal Murray, Chih-Chao Yang
-
Publication number: 20190378755Abstract: Methods for forming high aspect-ratio conductive regions of a metallization network with reduced grain boundaries are described. Aspects of the invention include forming a trench in a dielectric material on the substrate. A conductive material is formed in the trench, wherein the conductive material includes a first grain boundary level. Portions of the dielectric material are removed to expose sidewalls of the conductive material. The conductive material is annealed to reduce the first grain boundary level.Type: ApplicationFiled: June 8, 2018Publication date: December 12, 2019Inventors: Conal Murray, Chih-Chao Yang
-
Publication number: 20190318962Abstract: A metal interconnect structure can be fabricated within an integrated circuit (IC). A recess can be created in an IC dielectric layer and a surface modulation liner can be formed by depositing two different metallic elements onto the surfaces of the recess. One metallic element can have a standard electrode potential greater than a standard electrode potential of an interconnect metal, and the other metallic element can have a standard electrode potential less than the standard electrode potential of the interconnect metal. A metal interconnect structure can be formed by filling the remainder of the recess with interconnect metal, which is physically separated from the dielectric layer by the surface modulation liner. The surface topography of the metal interconnect structure can be modulated with a polishing process, by removing a top portion of the interconnect metal and a top portion of the surface modulation liner.Type: ApplicationFiled: June 26, 2019Publication date: October 17, 2019Inventors: Conal Murray, Chih-Chao Yang
-
Publication number: 20190067092Abstract: A metal interconnect structure can be fabricated within an integrated circuit (IC). A recess can be created in an IC dielectric layer and a surface modulation liner can be formed by depositing two different metallic elements onto the surfaces of the recess. One metallic element can have a standard electrode potential greater than a standard electrode potential of an interconnect metal, and the other metallic element can have a standard electrode potential less than the standard electrode potential of the interconnect metal. A metal interconnect structure can be formed by filling the remainder of the recess with interconnect metal, which is physically separated from the dielectric layer by the surface modulation liner. The surface topography of the metal interconnect structure can be modulated with a polishing process, by removing a top portion of the interconnect metal and a top portion of the surface modulation liner.Type: ApplicationFiled: August 31, 2017Publication date: February 28, 2019Inventors: Conal Murray, Chih-Chao Yang
-
Publication number: 20180033683Abstract: A method of forming an electrical transmission structure that includes forming an opening through an interlevel dielectric layer to expose at least one electrically conductive feature and forming a shield layer on the opening. A gouge is formed in the electrically conductive feature through the opening using a subtractive method during which the shield layer protects the interlevel dielectric layer from being damaged by the subtractive method. A contact is formed within the opening in electrical communication with the at least one electrically conductive feature.Type: ApplicationFiled: October 12, 2017Publication date: February 1, 2018Inventors: Conal Murray, Chih-Chao Yang
-
Publication number: 20080023789Abstract: The present invention provides a reprogrammable electrically blowable fuse. The electrically blowable fuse is programmed using an electro-migration effect and is reprogrammed using a reverse electro-migration effect. The state (i.e., “opened” or “closed”) of the electrically blowable fuse is determined by a sensing system which compares a resistance of the electrically blowable fuse to a reference resistance.Type: ApplicationFiled: August 7, 2007Publication date: January 31, 2008Applicant: Intemational Business Machines CorporationInventors: Louis Hsu, Conal Murray, Chaudrasekhar Narayan, Chih-Chao Yang
-
Publication number: 20070281469Abstract: The present invention provides an interconnect structure that can be made in the BEOL which exhibits good mechanical contact during normal chip operations and does not fail during various reliability tests as compared with the conventional interconnect structures described above. The inventive interconnect structure has a kinked interface at the bottom of a via that is located within an interlayer dielectric layer. Specifically, the inventive interconnect structure includes a first dielectric layer having at least one metallic interconnect embedded within a surface thereof; a second dielectric layer located atop the first dielectric layer, wherein said second dielectric layer has at least one aperture having an upper line region and a lower via region, wherein the lower via region includes a kinked interface; at least one pair of liners located on at least vertical walls of the at least one aperture; and a conductive material filling the at least one aperture.Type: ApplicationFiled: August 15, 2007Publication date: December 6, 2007Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Lawrence Clevenger, Timothy Dalton, Louis Hsu, Conal Murray, Carl Radens, Kwong-Hon Wong, Chih-Chao Yang
-
Publication number: 20070174796Abstract: A system, a method and a computer program product for analyzing a circuit design provide for discretizing the circuit design into a series of pixels. A fraction of at least one constituent material is determined for each pixel. A deflection is also determined for each pixel. The deflection is predicated upon a planarizing of the pixel, and it is calculated while utilizing an algorithm that includes the fraction of the at least one constituent material. A series of deflections for the series of pixels may be mapped and evaluated.Type: ApplicationFiled: January 20, 2006Publication date: July 26, 2007Applicant: International Business Machines CorporationInventors: Matthew Angyal, Giovanni Fiorenza, Habib Hichri, Andrew Lu, Dale McHerron, Conal Murray
-
Publication number: 20070161239Abstract: A structure and process are provided that are capable of reducing the occurrence of discontinuities within the metallization, such as voiding or seams, formed during electroplating at the edges of semiconductor metallization arrays. The structure includes a metallization bar located around the periphery of the array. The process employs the structure during electroplating.Type: ApplicationFiled: January 12, 2006Publication date: July 12, 2007Applicant: International Business Machines CorporationInventors: Conal Murray, Philippe Vereecken
-
Publication number: 20070010093Abstract: Silicide is protected during MC RIE etch by first forming an oxide film over the silicide and, after performing MC RIE etch, etching the oxide film. The oxide film is formed from a film of alloyed metal-silicon (M-Si) on the layer of silicide, then wet etching the metal-silicon. An ozone plasma treatment process can be an option to densify the oxide film. The oxide film may be etched by oxide RIE or wet etch, using 500:1 DHF.Type: ApplicationFiled: July 6, 2005Publication date: January 11, 2007Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Yun-Yu Wang, Christian Lavoie, Kevin Mello, Conal Murray, Matthew Oonk
-
Publication number: 20060273460Abstract: A device and method for evaluating reliability of a semiconductor chip structure built by a manufacturing process includes a test structure built in accordance with a manufacturing process. The test structure is thermal cycled and the yield of the test structure is measured. The reliability of the semiconductor chip structure built by the manufacturing process is evaluated based on the yield performance before the thermal cycling.Type: ApplicationFiled: August 10, 2006Publication date: December 7, 2006Inventors: Ronald Filippi, Jason Gill, Vincent McGahay, Paul McLaughlin, Conal Murray, Hazara Rathore, Thomas Shaw, Ping-Chuan Wang
-
Publication number: 20060258159Abstract: A process for preparing an electronics structure involves coating a substrate stack with a sacrificial multilayer hardmask stack, developing a pattern in a resist layer coated on a topmost layer of the multilayer hardmask stack, transferring the pattern into the hardmask stack, blocking a portion of the pattern, and then transferring an unblocked portion of the pattern into the substrate stack. Electronics structures prepared with the process are useful to prepare electronics devices, such as computers and the like. It is emphasized that this abstract is provided to comply with the rules requiring an abstract which will allow a searcher or other reader quickly to ascertain the subject matter of the technical disclosure. It is submitted with the understanding that it will not be used to interpret or limit the scope or meaning of the appended issued claims.Type: ApplicationFiled: May 16, 2005Publication date: November 16, 2006Applicant: International Business Machines CorporationInventors: Matthew Colburn, Ricardo Donaton, Conal Murray, Satyanarayana Nitta, Sampath Purushothaman, Sujatha Sankaran, Theodorus Eduardus Fransiscus Standaert, Xiao Liu
-
Publication number: 20060249808Abstract: The present invention provides a reprogrammable electrically blowable fuse. The electrically blowable fuse is programmed using an electro-migration effect and is reprogrammed using a reverse electro-migration effect. The state (i.e., “opened” or “closed”) of the electrically blowable fuse is determined by a sensing system which compares a resistance of the electrically blowable fuse to a reference resistance.Type: ApplicationFiled: May 4, 2005Publication date: November 9, 2006Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Louis Hsu, Conal Murray, Chandrasekhar Narayan, Chih-Chao Yang
-
Publication number: 20060231945Abstract: A structure and method are disclosed for heat dissipation relative to a heat generating element in a semiconductor device. The structure includes a plurality of heat transmitting lines partially vertically coincidental with the heat generating element, and at least one interconnecting path from each heat transmitting line to a substrate of the semiconductor device. In one embodiment, the heat generating element includes a resistor in a non-first metal level. The invention is compatible with conventional BEOL interconnect schemes, minimizes the amount of heat transfer from the resistor to the surrounding interconnect wiring, thus eliminating the loss of current carrying capability in the wiring.Type: ApplicationFiled: April 19, 2005Publication date: October 19, 2006Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Anil Chinthakindi, Lawrence Clevenger, Tom Lee, Gerald Matusiewicz, Conal Murray, Chih-Chao Yang