Patents by Inventor Cormac M. O'Connell
Cormac M. O'Connell has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 6995808Abstract: A front end tuner for receiving TV signals and the like includes a frequency conversion circuit including a mixer for beating a local signal with received signals within a predetermined band of frequencies to provide selected signals within a predetermined band of frequencies to provide selected signals within a predetermined channel band of frequencies. A signal converter circuit generates digitally encoded signal representations of the selected signals. The frequency conversion circuit and the signal converter circuit are in a form of an integrated circuit within a semiconductor substrate. In a TV receiver, on-following digital processing of the digitally encoded signals is performed in a microcomputer. In one example a channel selection code is used by the microcomputer to synthesize the local oscillator signal and in another example the signal converter circuit is a codec, responsive to codes from the microprocessor, to supply a control voltage for controlling a local oscillator.Type: GrantFiled: January 24, 2002Date of Patent: February 7, 2006Assignee: SiGe Semiconductor Inc.Inventors: Stephen J. Kovacic, Cormac M. O'Connell
-
Publication number: 20030137607Abstract: A front end tuner for receiving TV signals and the like includes a frequency conversion circuit including a mixer for beating a local signal with received signals within a predetermined band of frequencies to provide selected signals within a predetermined band of frequencies to provide selected signals within a predetermined channel band of frequencies. A signal converter circuit generates digitally encoded signal representations of the selected signals. The frequency conversion circuit and the signal converter circuit are in a form of an integrated circuit within a semiconductor substrate. In a TV receiver, on-following digital processing of the digitally encoded signals is performed in a microcomputer. In one example a channel selection code is used by the microcomputer to synthesize the local oscillator signal and in another example the signal converter circuit is a codec, responsive to codes from the microprocessor, to supply a control voltage for controlling a local oscillator.Type: ApplicationFiled: January 24, 2002Publication date: July 24, 2003Inventors: Stephen J. Kovacic, Cormac M. O'Connell
-
Publication number: 20030126356Abstract: A SLDRAM System is provided with a plurality of in-circuit, calibratable memory modules and a memory controller for issuing unicast and multicast command packets to the memory modules. Command packets are transmitted over a unidirectional command link that includes a complementary pair of command clock lines, a command FLAG line and a plurality of noncomplemented command bit lines. Each of the command clock lines, command bit lines and the FLAG line is a SLIO transmission line. Data transfer operations are carried out in response to the command packets over one or more bidirectional data links that each includes two complementary pairs of data clock lines, and a plurality of noncomplemented data bit lines. Each of the data clock lines and the data bit lines is a SLIO transmission line. Each SLIO transmission line is single-end terminated and preferably tapped into by way of stub resistors.Type: ApplicationFiled: June 19, 2002Publication date: July 3, 2003Applicant: Advanced Memory International, Inc.Inventors: David B. Gustavson, David V. James, Hans A. Wiggers, Peter B. Gillingham, Cormac M. O'Connell, Bruce Millar, Jean Crepeau, Kevin J. Ryan, Terry R. Lee, Brent Keeth, Troy A. Manning, Donald N. North, Desi Rhoden, Henry Stracovsky, Yoshikazu Morooka
-
Patent number: 6442644Abstract: A SLDRAM System is provided with a plurality of in-circuit, calibratable memory modules and a memory controller for issuing unicast and multicast command packets to the memory modules. Command packets are transmitted over a unidirectional command link that includes a complementary pair of command clock lines, a command FLAG line and a plurality of noncomplemented command bit lines. Each of the command clock lines, command bit lines and the FLAG line is a SLIO transmission line. Data transfer operations are carried out in response to the command packets over one or more bidirectional data links that each includes two complementary pairs of data clock lines, and a plurality of noncomplemented data bit lines. Each of the data clock lines and the data bit lines is a SLIO transmission line. Each SLIO transmission line is single-end terminated and preferably tapped into by way of stub resistors.Type: GrantFiled: August 10, 1998Date of Patent: August 27, 2002Assignee: Advanced Memory International, Inc.Inventors: David B. Gustavson, David V. James, Hans A. Wiggers, Peter B. Gillingham, Cormac M. O'Connell, Bruce Millar, Jean Crepeau, Kevin J. Ryan, Terry R. Lee, Brent Keeth, Troy A. Manning, Donald N. North, Desi Rhoden, Henry Stracovsky, Yoshikazu Morooka
-
Patent number: 6434699Abstract: An encryption chip is programmable to process a variety of secret key and public key encryption algorithms. The chip includes a pipeline of processing elements, each of which can process a round within a secret key algorithm. Data is transferred between the processing elements through dual port memories. A central processing unit allows for processing of very wide data words from global memory in single cycle operations. An adder circuit is simplified by using plural relatively small adder circuits with sums and carries looped back in plural cycles. Multiplier circuitry can be shared between the processing elements and the central processor by adapting the smaller processing element multipliers for concatenation as a very wide central processor multiplier.Type: GrantFiled: June 1, 2000Date of Patent: August 13, 2002Assignee: MOSAID Technologies Inc.Inventors: David E. Jones, Cormac M. O'Connell
-
Patent number: 6249827Abstract: A memory circuit with glitch-less transfer of timing information. In one embodiment, the invention is a memory circuit including a controller, multiple loads, a command link communicatively coupling the controller and the loads and a data link. The data link includes multiple data clocks and communicatively couples the controller and the multiple loads. In another embodiment, the invention transfers data between a memory controller and a RAM by coupling the controller and the RAM using a data bus and multiple clock lines. The invention transfers a read/write command from the controller to the RAM and then transfers data associated with the read/write command, clocking the data using one of the clock lines.Type: GrantFiled: December 9, 1997Date of Patent: June 19, 2001Assignee: Advanced Memory International, Inc.Inventors: David V. James, Bruce Millar, Cormac M. O'Connell, Peter B. Gillingham, Brent Keeth
-
Patent number: 6088800Abstract: An encryption chip is programmable to process a variety of secret key and public key encryption algorithms. The chip includes a pipeline of processing elements, each of which can process a round within a secret key algorithm. Data is transferred between the processing elements through dual port memories. A central processing unit allows for processing of very wide data words from global memory in single cycle operations. An adder circuit is simplified by using plural relatively small adder circuits with sums and carries looped back in plural cycles. Multiplier circuitry can be shared between the processing elements and the central processor by adapting the smaller processing element multipliers for concatenation as a very wide central processor multiplier.Type: GrantFiled: February 27, 1998Date of Patent: July 11, 2000Assignee: Mosaid Technologies, IncorporatedInventors: David E. Jones, Cormac M. O'Connell
-
Patent number: 5715200Abstract: A memory device with a dynamic random access memory (DRAM) having an array of a plurality of rows and columns of memory elements; a cache memory formed integrally with the DRAM and includinmg at least one register with a plurality of memory elements and connected in pitch-matched relation to the DRAM array, the number of memory elements in a row of the DRAM being n times the number of memory elements in the at least one register, n being an integer greater than or equal to 2; and a connector for connecting the at least one register to the DRAM, the connector for the at least one register being a bus having a width corresponding to the number of memory elements therein.Type: GrantFiled: October 1, 1996Date of Patent: February 3, 1998Assignee: Accelerix LimitedInventors: Dennis A. Fielder, James H. Derbyshire, Peter B. Gillingham, Cormac M. O'Connell, Randall R. Torrance
-
Patent number: 5245585Abstract: In an integrated circuit random access memory internally a xn (n>1) organization is realized, that externally translates to a x1 organization. The n data bits read in parallel are successively and selectively activated and after multiplexing buffered in sequence. Upon buffering but not yet outputting the last data bit of a read address, the next read address may be applied. In this way a multi-address page mode or cross address nibble mode is realized. For writing, a resettable data input delay buffer maintains sufficient margin for both Tdh and Tdv in that any old data is deactivated before new data appears. In this way an equalization pulse no longer is required.Type: GrantFiled: October 22, 1990Date of Patent: September 14, 1993Inventors: Peter H. Voss, Cormac M. O'Connell
-
Patent number: 5212413Abstract: When using a laser programmable fuse, a circuit should be 100% stable both before and after the fuse is blown. So far no CMOS circuit can be 100% stable without drawing a constant current. With the "Master fuse Enable" scheme one fuse circuit (master fuse) draws current while disabling all other fuse circuits on-chip. Thus giving 100% stability and reducing power consumption on a chip where no fusing has been done. If, however, one wished to use the rest of the fuses, then the master fuse is blown and all fuse circuits now become active and draw current.Type: GrantFiled: July 8, 1991Date of Patent: May 18, 1993Assignee: U.S. Philips Corp.Inventors: Cathal G. Phelan, Peter H. Voss, Thomas J. Davies, Cormac M. O'Connell, Leonardus C. M. G. Pfennings, deceased, Henricus J. Kunnen, legal representative, Hans Ontrop
-
Patent number: 5198709Abstract: A semiconductor integrated circuit including a detection circuit (e.g. an address transition detector) for detecting a change of a first and a second input signal. The detection circuit includes a first and a second resettable delay circuit and a gate circuit which is connected thereto. The gate circuit receives directly both the input signals and the output signals of the delay circuits for promptly outputting an output pulse signal with a minimum duration T for all durations of input signals.Type: GrantFiled: June 26, 1991Date of Patent: March 30, 1993Assignee: U.S. Philips Corp.Inventor: Cormac M. O'Connell
-
Patent number: 5157284Abstract: Using a NAND and a NOR gate as input gates provides a simple and efficient input buffer. In the input buffer circuit, a chip select signal is applied in inverted form to the NOR gate and in non-invented form to the NAND gate. The resulting input buffer is both simpler and faster than earlier circuits.Type: GrantFiled: July 1, 1991Date of Patent: October 20, 1992Assignee: U.S. Philips Corp.Inventors: Cormac M. O'Connell, Peter H. Voss
-
Patent number: 5087840Abstract: An integrated circuit having logic circuits and a logic output buffer, which circuit includes the following sub-circuits: a memory circuit and a logic output circuit, in which no tri-state occurs at the output during a sequence of data signals at the input, wherein the drive of the circuit by means of control signals is not critical over time because the first data signal from the sequence switches off the tri-state mode, the tri-state mode again being introduced if a control signal is furnished, and in the absence of this control signal, the last data signal is retained.Type: GrantFiled: February 13, 1991Date of Patent: February 11, 1992Assignee: U.S. Philips Corp.Inventors: Thomas J. Davies, Leonardus C. M. G. Pfennings, decease, by Henricus J. Kunnen, legal representative, Peter H. Voss, Cormac M. O'Connell, Cathal G. Phelan, Hans Ontrop
-
Patent number: 5040152Abstract: A static RAM memory is optimized for speed. The memory is divided into major memory matrices and each major memory matrix is divided into memory blocks. The memory blocks are divided in groups that per group have address bits in common, which however are per group coupled to separate pads or sets of pads. These pads are interconnected on the package to common package pins.Type: GrantFiled: November 1, 1988Date of Patent: August 13, 1991Assignee: U.S. Philips Corp.Inventors: Peter H. Voss, Leonardus C. M. G. Pfennings, Cormac M. O'Connell, Thomas J. Davies, Hans Ontrop, Cathal G. Phelan
-
Patent number: 5033024Abstract: An integrated matrix memory includes standard sub-blocks and a redundant block. Each of the standard sub-blocks has a fixed number of standard sub-blocks, and the redundant block has one or more redundant sub-blocks. For addressing there is provided a detector for the address of a faulty standard sub-block. In that case a redundant sub-block is selected. Selection is realized by way of a sub-bus which forms part of the data path. Thus, a redundant system is achieved in which delay is minimized.Type: GrantFiled: December 20, 1989Date of Patent: July 16, 1991Assignee: U.S. Philips Corp.Inventors: Cormac M. O'Connell, Leonardus Pfennings, deceased, by Henricus J. Kunnen, executor, Peter H. Voss, Thomas J. Davies, Hans Ontrop, Cathal G. Phelan
-
Patent number: RE37944Abstract: A single chip display processor comprised of a dynamic random access memory (DRAM) for storing at least one of graphics and video pixel data, a pixel data unit (PDU) for processing the pixel data, integrated in the same integrated circuit (IC) chip as the DRAM, the IC chip further comprising a massively parallel bus for transferring blocks of pixel data at the same time from the DRAM to the PDU, whereby the PDU can process the blocks of pixel data for subsequent display of processed pixel data.Type: GrantFiled: November 5, 1999Date of Patent: December 31, 2002Assignee: 3612821 Canada Inc.Inventors: Dennis A. Fielder, James H. Derbyshire, Peter B. Gillingham, Randy R. Torrance, Cormac M. O'Connell
-
Patent number: RE40326Abstract: A single chip display processor comprised of a dynamic random access memory (DRAM) for storing at least one of graphics and video pixel data, a pixel data unit (PDU) for processing the pixel data, integrated in the same integrated circuit (IC) chip as the DRAM, the IC chip further comprising a massively parallel bus for transferring blocks of pixel data at the same time from the DRAM to the PDU, whereby the PDU can process the blocks of pixel data for subsequent display of processed pixel data.Type: GrantFiled: October 4, 2002Date of Patent: May 20, 2008Assignee: Mosaid Technologies IncorporatedInventors: Dennis A. Fielder, James H. Derbyshire, Peter B. Gillingham, Randy R. Torrance, Cormac M. O'Connell
-
Patent number: RE41565Abstract: A single chip display processor comprised of a dynamic random access memory (DRAM) for storing at least one of graphics and video pixel data, a pixel data unit (PDU) for processing the pixel data, integrated in the same integrated circuit (IC) chip as the DRAM, the IC chip further comprising a massively parallel bus for transferring blocks of pixel data at the same time from the DRAM to the PDU, whereby the PDU can process the blocks of pixel data for subsequent display of processed pixel data.Type: GrantFiled: October 15, 2007Date of Patent: August 24, 2010Assignee: Mosaid Technologies IncorporatedInventors: Dennis A. Fielder, Philip S. Shaer, James H. Derbyshire, Peter B. Gillingham, Randy R. Torrance, Cormac M. O'Connell
-
Patent number: RE44589Abstract: A single chip display processor comprised of a dynamic random access memory (DRAM) for storing at least one of graphics and video pixel data, a pixel data unit (PDU) for processing the pixel data, integrated in the same integrated circuit (IC) chip as the DRAM, the IC chip further comprising a massively parallel bus for transferring blocks of pixel data at the same time from the DRAM to the PDU, whereby the PDU can process the blocks of pixel data for subsequent display of processed pixel data.Type: GrantFiled: June 21, 2010Date of Patent: November 12, 2013Assignee: Mosaid Technologies IncorporatedInventors: James H. Derbyshire, Peter B. Gillingham, Randy R. Torrance, Cormac M. O'Connell
-
Patent number: RE44697Abstract: An encryption chip is programmable to process a variety of secret key and public key encryption algorithms. The chip includes a pipeline of processing elements, each of which can process a round within a secret key algorithm. Data is transferred between the processing elements through dual port memories. A central processing unit allows for processing of very wide data words from global memory in single cycle operations. An adder circuit is simplified by using plural relatively small adder circuits with sums and carries looped back in plural cycles. Multiplier circuitry can be shared between the processing elements and the central processor by adapting the smaller processing element multipliers for concatenation as a very wide central processor multiplier.Type: GrantFiled: September 4, 2012Date of Patent: January 7, 2014Assignee: Mosaid Technologies IncorporatedInventors: David E. Jones, Cormac M. O'Connell