Patents by Inventor Da-soon Lee
Da-soon Lee has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10770542Abstract: An isolation structure of a semiconductor, a semiconductor device having the same, and a method for fabricating the isolation structure are provided. An isolation structure of a semiconductor device may include a trench formed in a substrate, an oxide layer formed on a bottom surface and an inner sidewall of the trench, a filler formed on the oxide layer to fill a part of inside of the trench, and a fourth oxide layer filling an upper portion of the filler of the trench to a height above an upper surface of the trench, an undercut structure being formed on a boundary area between the inner sidewall and the oxide layer.Type: GrantFiled: June 30, 2015Date of Patent: September 8, 2020Assignee: MagnaChip Semiconductor, Ltd.Inventors: Hyung-suk Choi, Hyun-tae Jung, Eungryul Park, Da-soon Lee
-
Patent number: 10395972Abstract: A semiconductor device and a manufacturing method thereof are provided. The semiconductor device includes: a deep trench in a substrate; a sidewall insulating film on a side surface of the deep trench; an interlayer insulating film on the sidewall insulating film; and an air gap in the interlayer insulating film.Type: GrantFiled: January 16, 2018Date of Patent: August 27, 2019Assignee: MagnaChip Semiconductor, Ltd.Inventors: Da Soon Lee, Hyung Suk Choi, Jeong Gyu Park, Gil Ho Lee, Hyun Tae Jung, Meng An Jung, Woo Sig Min, Pil Seung Kang
-
Publication number: 20180166322Abstract: A semiconductor device and a manufacturing method thereof are provided. The semiconductor device includes: a deep trench in a substrate; a sidewall insulating film on a side surface of the deep trench; an interlayer insulating film on the sidewall insulating film; and an air gap in the interlayer insulating film.Type: ApplicationFiled: January 16, 2018Publication date: June 14, 2018Applicant: MagnaChip Semiconductor, Ltd.Inventors: Da Soon LEE, Hyung Suk CHOI, Jeong Gyu PARK, Gil Ho LEE, Hyun Tae JUNG, Meng An JUNG, Woo Sig MIN, Pil Seung KANG
-
Patent number: 9922865Abstract: A semiconductor device and a manufacturing method thereof are provided. The semiconductor device includes: a deep trench in a substrate; a sidewall insulating film on a side surface of the deep trench; an interlayer insulating film on the sidewall insulating film; and an air gap in the interlayer insulating film.Type: GrantFiled: October 30, 2013Date of Patent: March 20, 2018Assignee: Magnachip Semiconductor, Ltd.Inventors: Da Soon Lee, Hyung Suk Choi, Jeong Gyu Park, Gil Ho Lee, Hyun Tae Jung, Meng An Jung, Woo Sig Min, Pil Seung Kang
-
Publication number: 20150303253Abstract: An isolation structure of a semiconductor, a semiconductor device having the same, and a method for fabricating the isolation structure are provided. An isolation structure of a semiconductor device may include a trench formed in a substrate, an oxide layer formed on a bottom surface and an inner sidewall of the trench, a filler formed on the oxide layer to fill a part of inside of the trench, and a fourth oxide layer filling an upper portion of the filler of the trench to a height above an upper surface of the trench, an undercut structure being formed on a boundary area between the inner sidewall and the oxide layer.Type: ApplicationFiled: June 30, 2015Publication date: October 22, 2015Applicant: MAGNACHIP SEMICONDUCTOR, LTD.Inventors: Hyung-suk CHOI, Hyun-tae JUNG, Eungryul PARK, Da-soon LEE
-
Patent number: 9105684Abstract: An isolation structure of a semiconductor, a semiconductor device having the same, and a method for fabricating the isolation structure are provided. An isolation structure of a semiconductor device may include a trench formed in a substrate, an oxide layer formed on a bottom surface and an inner sidewall of the trench, a filler formed on the oxide layer to fill a part of inside of the trench, and a fourth oxide layer filling an upper portion of the filler of the trench to a height above an upper surface of the trench, an undercut structure being formed on a boundary area between the inner sidewall and the oxide layer.Type: GrantFiled: May 7, 2012Date of Patent: August 11, 2015Assignee: Magnachip Semiconductor, Ltd.Inventors: Hyung-suk Choi, Hyun-tae Jung, Eung-ryul Park, Da-soon Lee
-
Publication number: 20140291767Abstract: A semiconductor device and a manufacturing method thereof are provided. The semiconductor device includes: a deep trench in a substrate; a sidewall insulating film on a side surface of the deep trench; an interlayer insulating film on the sidewall insulating film; and an air gap in the interlayer insulating film.Type: ApplicationFiled: October 30, 2013Publication date: October 2, 2014Applicant: MAGNACHIP SEMICONDUCTOR, LTD.Inventors: Da Soon Lee, Hyung Suk Choi, Jeong Gyu Park, Gil Ho Lee, Hyun Tae Jung, Meng An Jung, Woo Sig Min, Pil Seung Kang
-
Publication number: 20130075857Abstract: An isolation structure of a semiconductor, a semiconductor device having the same, and a method for fabricating the isolation structure are provided. An isolation structure of a semiconductor device may include a trench formed in a substrate, an oxide layer formed on a bottom surface and an inner sidewall of the trench, a filler formed on the oxide layer to fill a part of inside of the trench, and a fourth oxide layer filling an upper portion of the filler of the trench to a height above an upper surface of the trench, an undercut structure being formed on a boundary area between the inner sidewall and the oxide layer.Type: ApplicationFiled: May 7, 2012Publication date: March 28, 2013Inventors: Hyung-suk CHOI, Hyun-tae Jung, Eung-ryul Park, Da-soon Lee
-
Patent number: 7989874Abstract: The present invention discloses a nonvolatile memory device which can improve the data storage capacity without increasing the surface area of the device, and a method for manufacturing the same. The nonvolatile memory device comprises: a gate of a stack type structure formed on an active region of a semiconductor substrate; a source/drain formed in the substrate at both sides of the gate of the stack type structure; an interlayer insulating film formed on the substrate where the source/drain is formed and covering the gate of the stack type structure; a contact connected to the source/drain through the interlayer insulating film; a plurality of conductive patterns formed in the interlayer insulating film of the region not adjacent to the contact; and an electrode pad formed on the conductive patterns.Type: GrantFiled: January 10, 2006Date of Patent: August 2, 2011Assignee: Magnachip Semiconductor, Ltd.Inventor: Da-Soon Lee
-
Patent number: 7118962Abstract: The present invention discloses a nonvolatile memory device which can improve the data storage capacity without increasing the surface area of the device, and a method for manufacturing the same. The nonvolatile memory device comprises: a gate of a stack type structure formed on an active region of a semiconductor substrate; a source/drain formed in the substrate at both sides of the gate of the stack type structure; an interlayer insulating film formed on the substrate where the source/drain is formed and covering the gate of the stack type structure; a contact connected to the source/drain through the interlayer insulating film; a plurality of conductive patterns formed in the interlayer insulating film of the region not adjacent to the contact; and an electrode pad formed on the conductive patterns.Type: GrantFiled: November 4, 2004Date of Patent: October 10, 2006Assignee: Magnachip Semiconductor, Ltd.Inventor: Da-soon Lee
-
Publication number: 20060102951Abstract: The present invention discloses a nonvolatile memory device which can improve the data storage capacity without increasing the surface area of the device, and a method for manufacturing the same. The nonvolatile memory device comprises: a gate of a stack type structure formed on an active region of a semiconductor substrate; a source/drain formed in the substrate at both sides of the gate of the stack type structure; an interlayer insulating film formed on the substrate where the source/drain is formed and covering the gate of the stack type structure; a contact connected to the source/drain through the interlayer insulating film; a plurality of conductive patterns formed in the interlayer insulating film of the region not adjacent to the contact; and an electrode pad formed on the conductive patterns.Type: ApplicationFiled: January 10, 2006Publication date: May 18, 2006Applicant: Magnachip Semiconductor, Ltd.Inventor: Da-Soon Lee
-
Publication number: 20050093056Abstract: The present invention discloses a nonvolatile memory device which can improve the data storage capacity without increasing the surface area of the device, and a method for manufacturing the same. The nonvolatile memory device comprises: a gate of a stack type structure formed on an active region of a semiconductor substrate; a source/drain formed in the substrate at both sides of the gate of the stack type structure; an interlayer insulating film formed on the substrate where the source/drain is formed and covering the gate of the stack type structure; a contact connected to the source/drain through the interlayer insulating film; a plurality of conductive patterns formed in the interlayer insulating film of the region not adjacent to the contact; and an electrode pad formed on the conductive patterns.Type: ApplicationFiled: November 4, 2004Publication date: May 5, 2005Applicant: Magnachip Semiconductor, Ltd.Inventor: Da-soon Lee
-
Publication number: 20050020012Abstract: The present invention discloses a method for manufacturing a nonvolatile memory transistor capable of minimizing the area when adapted to the technology of sub-micron.Type: ApplicationFiled: April 19, 2004Publication date: January 27, 2005Inventor: Da-soon Lee
-
Patent number: 6846713Abstract: The present invention discloses a method for manufacturing a nonvolatile memory transistor capable of minimizing the area when adapted to the technology of sub-micron.Type: GrantFiled: April 19, 2004Date of Patent: January 25, 2005Assignee: Hynix Semiconductor Inc.Inventor: Da-soon Lee
-
Publication number: 20040217417Abstract: In a high voltage device and a method for fabricating the same, a semiconductor substrate includes first, second, and third regions, the second and third regions neighboring the first region with boundaries. The first and second drift regions are respectively formed in the second and third regions at a first depth. Insulating films are formed at a second depth less than the first depth, having a predetermined width respectively based on the boundary between the first and second regions and the boundary between the first and third regions. A channel ion injection region is formed with a variable depth along a surface of the semiconductor substrate belonging to the first region and the insulating films. A gate insulating film is formed on the channel ion injection region, partially overlapping the insulating films at both sides around the channel ion injection region.Type: ApplicationFiled: May 28, 2004Publication date: November 4, 2004Applicant: Hynix Semiconductor Inc.Inventor: Da Soon Lee
-
Patent number: 6762458Abstract: In a high voltage transistor and a method for fabricating the same, a semiconductor substrate includes first, second, and third regions, the second and third regions neighboring the first region with boundaries. The first and second drift regions are respectively formed in the second and third regions at a first depth. Insulating films are formed at a second depth less than the first depth, having a predetermined width respectively based on the boundary between the first and second regions and the boundary between the first and third regions. A channel ion injection region is formed with a variable depth along a surface of the semiconductor substrate belonging to the first region and the insulating films. A gate insulating film is formed on the channel ion injection region, partially overlapping the insulating films at both sides around the channel ion injection region.Type: GrantFiled: April 10, 2002Date of Patent: July 13, 2004Assignee: Hynix Semiconductor Inc.Inventor: Da Soon Lee
-
Patent number: 6710404Abstract: A high voltage device and a method for fabricating the same are disclosed, which improves voltage-resistant characteristics to protect against high voltage applied to a gate electrode. The high voltage device includes a semiconductor substrate having first, second and third regions, the first region having sidewalls at both sides, and the second and third regions having a height higher than that of the first region at both sides of the first region. A channel region is formed within a surface of the substrate belonging to the first region including some of the sidewalls. A first insulating film is formed on a surface of the first region including the sidewalls. Buffer conductive films are formed to be adjacent to the sidewalls of the first region and isolated from each other. A second insulating film is formed between the buffer conductive films to have a recess portion. A third insulating film is formed on an entire surface including the buffer conductive films.Type: GrantFiled: March 31, 2003Date of Patent: March 23, 2004Assignee: Hynix Semiconductor Inc.Inventor: Da Soon Lee
-
Publication number: 20030201510Abstract: A high voltage device and a method for fabricating the same are disclosed, which improves voltage-resistant characteristics to protect against high voltage applied to a gate electrode. The high voltage device includes a semiconductor substrate having first, second and third regions, the first region having sidewalls at both sides, and the second and third regions having a height higher than that of the first region at both sides of the first region. A channel region is formed within a surface of the substrate belonging to the first region including some of the sidewalls. A first insulating film is formed on a surface of the first region including the sidewalls. Buffer conductive films are formed to be adjacent to the sidewalls of the first region and isolated from each other. A second insulating film is formed between the buffer conductive films to have a recess portion. A third insulating film is formed on an entire surface including the buffer conductive films.Type: ApplicationFiled: March 31, 2003Publication date: October 30, 2003Applicant: Hynix Semiconductor Inc.Inventor: Da Soon Lee
-
Patent number: 6638825Abstract: A high voltage device and a method for fabricating the same are disclosed, which improves voltage-resistant characteristics to protect against high voltage applied to a gate electrode. The high voltage device includes a semiconductor substrate having first, second and third regions, the first region having sidewalls at both sides, and the second and third regions having a height higher than that of the first region at both sides of the first region. A channel region is formed within a surface of the substrate belonging to the first region including some of the sidewalls. A first insulating film is formed on a surface of the first region including the sidewalls. Buffer conductive films are formed to be adjacent to the sidewalls of the first region and isolated from each other. A second insulating film is formed between the buffer conductive films to have a recess portion. A third insulating film is formed on an entire surface including the buffer conductive films.Type: GrantFiled: April 26, 2002Date of Patent: October 28, 2003Assignee: Hynix Semiconductor Inc.Inventor: Da Soon Lee
-
Patent number: 6613630Abstract: A nonvolatile memory device includes two metal layers, which act respectively as a floating gate and a control gate, and each of which has a downwardly extended portion. Thereby, a surface area per fixed unit cell area is increased, or alternatively a unit cell area per fixed surface area is reduced. Therefore, the nonvolatile memory device has enhanced programming and erasing properties and also improved reliability. Furthermore, a method for forming the nonvolatile memory device is provided with simplified processes.Type: GrantFiled: October 23, 2002Date of Patent: September 2, 2003Assignee: Hynix Semiconductor Inc.Inventor: Da Soon Lee