Patents by Inventor Dae-yeong LEE
Dae-yeong LEE has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240111189Abstract: A display apparatus includes a liquid crystal panel disposed on a back-light unit; and a viewing angle control unit disposed between the back-light unit and the liquid crystal panel, wherein the viewing angle control unit includes light-blocking patterns having a light-blocking material and variable patterns disposed between a first control electrode and a second control electrode, wherein the variable patterns are extended in a direction perpendicular to the light-blocking patterns, and wherein transmittance of each variable pattern is changed according to a voltage applied to the first control electrode and the second control electrode, thereby preventing a distraction of people around a user by selectively sharing a realized image.Type: ApplicationFiled: December 15, 2023Publication date: April 4, 2024Applicant: LG Display Co., Ltd.Inventors: Jae Yeong CHOI, Joon Ho LEE, Dae Yun IM
-
Publication number: 20240036628Abstract: In a method of operating a system-on-chip (SOC), the SOC includes a plurality of processor cores. An operating frequency of the plurality of processor cores is set to a first operating frequency based on permitted power consumption of the SOC and an operating status of the plurality of processor cores. The first operating frequency is within a maximum operating frequency of the plurality of processor cores. At least one of the plurality of processor cores performs at least one processing operation based on the first operating frequency. When present power consumption of the SOC is determined as exceeding the permitted power consumption, a warning signal is activated, and a first control operation for reducing the present power consumption is performed immediately thereafter.Type: ApplicationFiled: October 6, 2023Publication date: February 1, 2024Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Dong-Hee HAN, Dae-yeong Lee
-
Patent number: 11803225Abstract: In a method of operating a system-on-chip (SOC), the SOC includes a plurality of processor cores. An operating frequency of the plurality of processor cores is set to a first operating frequency based on permitted power consumption of the SOC and an operating status of the plurality of processor cores. The first operating frequency is within a maximum operating frequency of the plurality of processor cores. At least one of the plurality of processor cores performs at least one processing operation based on the first operating frequency. When present power consumption of the SOC is determined as exceeding the permitted power consumption, a warning signal is activated, and a first control operation for reducing the present power consumption is performed immediately thereafter.Type: GrantFiled: August 30, 2021Date of Patent: October 31, 2023Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Dong-Hee Han, Dae-Yeong Lee
-
Patent number: 11347563Abstract: A computing system includes an ISA identifier to identify an ISA (Instruction Set Architecture) of a task; a core selector to select a core having a highest power-performance efficiency among a plurality of cores based on the identified ISA; and a task allocator to allocate the task to the selected core.Type: GrantFiled: June 24, 2019Date of Patent: May 31, 2022Assignee: Samsung Electronics Co., Ltd.Inventors: Jun Mo Park, Bum Gyu Park, Dae Yeong Lee, Lak-Kyung Jung, Dae Hyun Cho
-
Publication number: 20210389815Abstract: In a method of operating a system-on-chip (SOC), the SOC includes a plurality of processor cores. An operating frequency of the plurality of processor cores is set to a first operating frequency based on permitted power consumption of the SOC and an operating status of the plurality of processor cores. The first operating frequency is within a maximum operating frequency of the plurality of processor cores. At least one of the plurality of processor cores performs at least one processing operation based on the first operating frequency. When present power consumption of the SOC is determined as exceeding the permitted power consumption, a warning signal is activated, and a first control operation for reducing the present power consumption is performed immediately thereafter.Type: ApplicationFiled: August 30, 2021Publication date: December 16, 2021Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Dong-Hee HAN, Dae-Yeong Lee
-
Patent number: 11169586Abstract: There is provided a method of operating a computing device including a processing component based on power consumption. The method includes: obtaining power mode information about the processing component, measuring a temperature of the processing component and a current that flows through the processing component in response to the obtaining the power mode information, generating leakage power information based on the power mode information and the measured temperature and current, and storing the generated leakage power information in a memory.Type: GrantFiled: May 3, 2019Date of Patent: November 9, 2021Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Jong-lae Park, Dae-yeong Lee
-
Patent number: 11126246Abstract: In a method of operating a system-on-chip (SOC), the SOC includes a plurality of processor cores. An operating frequency of the plurality of processor cores is set to a first operating frequency based on permitted power consumption of the SOC and an operating status of the plurality of processor cores. The first operating frequency is within a maximum operating frequency of the plurality of processor cores. At least one of the plurality of processor cores performs at least one processing operation based on the first operating frequency. When present power consumption of the SOC is determined as exceeding the permitted power consumption, a warning signal is activated, and a first control operation for reducing the present power consumption is performed immediately thereafter.Type: GrantFiled: July 12, 2018Date of Patent: September 21, 2021Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Dong-Hee Han, Dae-Yeong Lee
-
Publication number: 20200142754Abstract: A computing system includes an ISA identifier to identify an ISA (Instruction Set Architecture) of a task; a core selector to select a core having a highest power-performance efficiency among a plurality of cores based on the identified ISA; and a task allocator to allocate the task to the selected core.Type: ApplicationFiled: June 24, 2019Publication date: May 7, 2020Inventors: Jun Mo PARK, Bum Gyu PARK, Dae Yeong LEE, Lak-Kyung JUNG, Dae Hyun CHO
-
Patent number: 10599210Abstract: An application processor including at least one core, at least one first cache respectively connected to the at least one core, the at least one first cache associated with an operation of the at least one core, a second cache associated with an operation of the at least one core, the second cache having a storage capacity greater than the first cache, a cache utilization management circuit configured to generate, a power control signal for power management of the application processor based on a cache hit rate of the second cache; and a power management circuit configured to determine, a power state level of the application processor based on the power control signal and an expected idle time, the power management circuit configured to control the at least one core, the at least one first cache, and the second cache based on the power state level may be provided.Type: GrantFiled: January 10, 2018Date of Patent: March 24, 2020Assignee: Samsung Electronics Co., Ltd.Inventors: Jong-lae Park, Ju-hwan Kim, Bum-gyu Park, Dae-yeong Lee, Dong-hyeon Ham
-
Publication number: 20190369704Abstract: There is provided a method of operating a computing device including a processing component based on power consumption. The method includes: obtaining power mode information about the processing component, measuring a temperature of the processing component and a current that flows through the processing component in response to the obtaining the power mode information, generating leakage power information based on the power mode information and the measured temperature and current, and storing the generated leakage power information in a memory.Type: ApplicationFiled: May 3, 2019Publication date: December 5, 2019Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Jong-lae PARK, Dae-yeong LEE
-
Publication number: 20190129490Abstract: In a method of operating a system-on-chip (SOC), the SOC includes a plurality of processor cores. An operating frequency of the plurality of processor cores is set to a first operating frequency based on permitted power consumption of the SOC and an operating status of the plurality of processor cores. The first operating frequency is within a maximum operating frequency of the plurality of processor cores. At least one of the plurality of processor cores performs at least one processing operation based on the first operating frequency. When present power consumption of the SOC is determined as exceeding the permitted power consumption, a warning signal is activated, and a first control operation for reducing the present power consumption is performed immediately thereafter.Type: ApplicationFiled: July 12, 2018Publication date: May 2, 2019Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Dong-Hee HAN, Dae-Yeong LEE
-
Publication number: 20190004591Abstract: An application processor including at least one core, at least one first cache respectively connected to the at least one core, the at least one first cache associated with an operation of the at least one core, a second cache associated with an operation of the at least one core, the second cache having a storage capacity greater than the first cache, a cache utilization management circuit configured to generate, a power control signal for power management of the application processor based on a cache hit rate of the second cache; and a power management circuit configured to determine, a power state level of the application processor based on the power control signal and an expected idle time, the power management circuit configured to control the at least one core, the at least one first cache, and the second cache based on the power state level may be provided.Type: ApplicationFiled: January 10, 2018Publication date: January 3, 2019Applicant: Samsung Electronics Co., Ltd.Inventors: Jong-lae PARK, Ju-hwan KIM, Bum-gyu PARK, Dae-yeong LEE, Dong-hyeon HAM