Patents by Inventor Daniel M. Clementi
Daniel M. Clementi has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8284816Abstract: A spread spectrum clock signal generator modulates a reference clock signal based on a spread spectrum frequency profile and includes a phase-lock loop for generating a spread spectrum clock signal by aligning a phase of the modulated reference clock signal with a phase of the spread spectrum clock signal. The spread spectrum clock signal generator also includes a loop modulator for modulating the spread spectrum clock signal based on the spread spectrum frequency profile. Because the spread spectrum clock signal generator modulates both the reference clock signal and the spread spectrum clock signal based on the spread spectrum frequency profile, the spread spectrum clock signal has a non-distorted frequency profile and low phase jitter.Type: GrantFiled: June 1, 2009Date of Patent: October 9, 2012Assignee: Integrated Device Technology, Inc.Inventor: Daniel M. Clementi
-
Patent number: 7830177Abstract: A low power output driver includes one of a regulated reduced voltage source that receives a supply voltage and outputs a regulated reduced voltage that is a lower voltage than the supply voltage. The driver also includes a first driver input that receives a first logic signal, a second driver input that receives a second logic signal, a first driver output that outputs a first output signal and a second driver output that outputs a second output signal. The driver includes first, second, third and fourth n-type metal oxide semiconductor (NMOS) that are cross-connected between the reduced voltage and the first and second driver outputs or a constant voltage internal ground. When the second input is high, the second NMOS and the third NMOS are gated on, the second driver output is raised to the reduced voltage and the first driver output is pulled down to the constant voltage ground.Type: GrantFiled: December 23, 2008Date of Patent: November 9, 2010Assignee: Integrated Device Technology, Inc.Inventors: Tacettin Isik, Louis F. Poitras, Daniel M. Clementi
-
Patent number: 7821297Abstract: A low power output driver includes one of a regulated reduced voltage source that receives a supply voltage and outputs a regulated reduced voltage that is a lower voltage than the supply voltage. The driver also includes a first driver input that receives a first logic signal, a second driver input that receives a second logic signal, a first driver output that outputs a first output signal and a second driver output that outputs a second output signal. The driver includes first, second, third and fourth n-type metal oxide semiconductor (NMOS) that are cross-connected between the reduced voltage and the first and second driver outputs or a constant voltage internal ground. When the second input is high, the second NMOS and the third NMOS are gated on, the second driver output is raised to the reduced voltage and the first driver output is pulled down to the constant voltage ground.Type: GrantFiled: October 31, 2007Date of Patent: October 26, 2010Assignee: Integrated Device Technology, Inc.Inventors: Tacettin Isik, Louis F. Poitras, Daniel M. Clementi
-
Patent number: 7782143Abstract: A control circuit includes a phase frequency detector that receives a reference phase ?REF (signal) as an input and a feedback phase ?FBK (signal) as control feedback. A voltage controlled oscillator is in electrical communication with the phase frequency detector. The VCO provides an output and the feedback phase ?FBK (signal). An auxiliary feedback loop receives error phase ?E (signal) from each of the reference phase ?REF (signal) and the feedback phase ?FBK (signal). The auxiliary feedback loop provides an adjustment signal to the control circuit to correct for static phase offset.Type: GrantFiled: March 8, 2007Date of Patent: August 24, 2010Assignee: Integrated Device Technology, Inc.Inventor: Daniel M. Clementi
-
Publication number: 20090102513Abstract: A low power output driver includes one of a regulated reduced voltage source that receives a supply voltage and outputs a regulated reduced voltage that is a lower voltage than the supply voltage. The driver also includes a first driver input that receives a first logic signal, a second driver input that receives a second logic signal, a first driver output that outputs a first output signal and a second driver output that outputs a second output signal. The driver includes first, second, third and fourth n-type metal oxide semiconductor (NMOS) that are cross-connected between the reduced voltage and the first and second driver outputs or a constant voltage internal ground. When the second input is high, the second NMOS and the third NMOS are gated on, the second driver output is raised to the reduced voltage and the first driver output is pulled down to the constant voltage ground.Type: ApplicationFiled: December 23, 2008Publication date: April 23, 2009Applicant: INTEGRATED DEVICE TECHNOLOGY, INC.Inventors: Tacettin Isik, Louis F. Poitras, Daniel M. Clementi
-
Publication number: 20080218274Abstract: A control circuit includes a phase frequency detector that receives a reference phase ?REF (signal) as an input and a feedback phase ?FBK (signal) as control feedback. A voltage controlled oscillator is in electrical communication with the phase frequency detector. The VCO provides an output and the feedback phase ?FBK (signal). An auxiliary feedback loop receives error phase ?E (signal) from each of the reference phase ?REF (signal) and the feedback phase ?FBK (signal). The auxiliary feedback loop provides an adjustment signal to the control circuit to correct for static phase offset.Type: ApplicationFiled: March 8, 2007Publication date: September 11, 2008Applicant: INTEGRATED DEVICE TECHNOLOGY, INC.Inventor: Daniel M. Clementi
-
Patent number: 7342420Abstract: A low power output driver includes one of a regulated reduced voltage source that receives a supply voltage and outputs a regulated reduced voltage that is a lower voltage than the supply voltage. The driver also includes a first driver input that receives a first logic signal, a second driver input that receives a second logic signal, a first driver output that outputs a first output signal and a second driver output that outputs a second output signal. The driver includes first, second, third and fourth n-type metal oxide semiconductor (NMOS) that are cross-connected between the reduced voltage and the first and second driver outputs or ground. When the second input is high, the second NMOS and the third NMOS are gated on, the second driver output is raised to the reduced voltage and the first driver output is pulled down to the internal ground.Type: GrantFiled: September 26, 2005Date of Patent: March 11, 2008Assignee: Integrated Device Technology, Inc.Inventors: Tacettin Isik, Louis F. Poitras, Daniel M. Clementi
-
Patent number: 6294936Abstract: A spread-spectrum modulation method and circuit for a clock generator phase-locked loop (PLL). A dither signal is injected into a PLL in synchronization with and having the same period or fraction of the same period as the phase comparison performed within the PLL. Over such period, the phase error caused by the modulation will integrate to zero and hence avoid transmitting a disturbance to the loop. A particular embodiment utilizes an output of the reference divider and/or feedback divider within the PLL to generate the dither signal. Such a configuration avoids the need for additional hardware which otherwise would increase the chip area and/or cost of the device. The reference divider and/or feedback divider is made up preferably of a linear feedback shift register (LFSR). One or more stages of the LFSR provide an output which is used to generate the dither signal. In a preferred embodiment, the output from the LFSR exhibits a pseudo-random sequence.Type: GrantFiled: September 28, 1998Date of Patent: September 25, 2001Assignee: American Microsystems, Inc.Inventor: Daniel M. Clementi
-
Patent number: 5644270Abstract: A voltage controlled oscillator having substantial frequency dependence on a parallel RC timing element including a voltage-variable resistance element, such as a MOSFET biased in the triode region. One terminal of the timing element can be connected to ground. The voltage used to tune the timing element, to lock the voltage controlled oscillator to a reference frequency can be used to control similar timing elements integrated upon the same circuit, for example a continuous-time filter in an ethernet transceiver. The oscillator frequency is substantially independent of variations in supply voltage.Type: GrantFiled: March 15, 1996Date of Patent: July 1, 1997Assignee: ICS Technologies, Inc.Inventors: Todd K. Moyer, Daniel M. Clementi
-
Patent number: 5036216Abstract: A video dot clock generator includes a phase-locked loop (PLL) which includes a voltage controlled oscillator, a frequency divider, a phase comparator and a loop filter. The voltage controlled oscillator (VCO) is programmable to provide multiple frequency ranges for a given range of control voltages applied to the oscillator. The programming affects both the frequency range and the gain of the VCO. The phase comparator includes circuitry which simulates a predetermined minimum phase error which, when compensated for, substantially eliminates jitter in the dot clock signal. The frequency divider used in the PLL and a similar frequency divided used to generate the reference signals for the phase comparator are programmable via an internal memory which also holds programmable control signals for the VCO. The memory, in turn, may be programmed by the user to achieve desired frequency and loop again characteristics for a given application.Type: GrantFiled: March 8, 1990Date of Patent: July 30, 1991Assignee: Integrated Circuit Systems, Inc.Inventors: Jere W. Hohmann, Bruce J. Rogers, Stephen A. Ransom, Daniel M. Clementi
-
Patent number: 4531416Abstract: A linear variable differential transformer pressure transducer includes a pressure sensing element which is deformed in response to changes in the pressure of a fluid. The pressure sensing element is connected to the core of a differential transformer, the coils of which are mounted on a dashpot within which the core is disposed. The dashpot is filled with a damping fluid which surrounds the core. The core enters the dashpot through an opening in a flexible boot which covers the open end of the dashpot to prevent leakage of the damping fluid. The pressure transducer serves to suppress destructive harmonic resonances of the Bourdon tube by imparting a variable restraining force on the linear movement of the core. The pressure transducer exerts a minimal restraining force to the low frequency movements of the core caused by normal fluctuations in the fluid pressure, but exerts a high restraining force against sudden pressure transients or vibration near the pressure sensing element's resonant frequency.Type: GrantFiled: October 12, 1983Date of Patent: July 30, 1985Assignee: Ametek, Inc.Inventors: Kenneth Loewenstern, Daniel M. Clementi, Glenn Kipp