Patents by Inventor Daniel M. Nelson
Daniel M. Nelson has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240151880Abstract: An optical film includes a structured film and a light control film formed on the structured film. The structured film includes a substrate and a plurality of polymeric microstructures formed on a major surface of the substrate. Each microstructure includes an optical facet and a sidewall meeting the optical facet at a ridge of the microstructure. The light control film includes an optically transparent material disposed on and covering the plurality of polymeric microstructures, and a plurality of optically absorptive louvers formed in the optically transparent material opposite the structured film. The louvers extend along a longitudinal direction and are spaced apart along an orthogonal transverse direction. The louvers have an average depth D into the optically transparent material and have an average width W in the transverse direction. D/W can be greater than 2. The optical film is integrally formed.Type: ApplicationFiled: November 4, 2020Publication date: May 9, 2024Inventors: Tao Liu, Tri D. Pham, Gary T. Boyd, Daniel J. Schmidt, Caleb T. Nelson, Owen M. Anderson
-
Publication number: 20240142673Abstract: An optical film has a major surface including a plurality of microstructures. Each microstructure includes an optical facet and a sidewall meeting the optical facet at a ridge of the microstructure. The optical facet and the sidewall define an oblique angle therebetween. For each microstructure in at least a majority of the microstructures, an optically absorptive layer is disposed on the sidewall. The optical film can include a polymeric layer having a microstructured surface at least partially coated with an inorganic optically transparent layer. The optically absorptive layer can an average thickness t where 100 nm<t<1 micrometer. A first layer can be disposed between the sidewall and the optically absorptive layer where the first layer has a lower extinction coefficient than the optically absorptive layer.Type: ApplicationFiled: October 29, 2020Publication date: May 2, 2024Inventors: Tao Liu, Gary T. Boyd, Daniel J. Schmidt, Caleb T. Nelson, Owen M. Anderson, Tri D. Pham
-
Publication number: 20240122043Abstract: An optical system includes a light source, an optical film curved about a first axis, and a light control film curved about the first axis and disposed between the light source and the optical film. The optical film includes a microstructured first major surface and an opposing second major surface. The microstructured first major surface defines a linear Fresnel lens including a plurality of Fresnel elements extending longitudinally along the first axis. The first major surface of the optical film faces of the optically transmissive regions, a centerline between adjacent optically absorptive regions is substantially normal to a major surface of the light control film.Type: ApplicationFiled: October 29, 2020Publication date: April 11, 2024Inventors: Tao Liu, Gary T. Boyd, Daniel J. Schmidt, Caleb T. Nelson, Owen M. Anderson, Tri D. Pham, Encai Hao, Shu-Ching Fan
-
Patent number: 9142560Abstract: A semiconductor chip has shapes on a particular level that are small enough to require a first mask and a second mask, the first mask and the second mask used in separate exposures during processing. A circuit on the semiconductor chip requires close tracking between a first and a second FET (field effect transistor). For example, the particular level may be a gate shape level. Separate exposures of gate shapes using the first mask and the second mask will result in poorer FET tracking (e.g., gate length, threshold voltage) than for FETs having gate shapes defined by only the first mask. FET tracking is selectively improved by laying out a circuit such that selective FETs are defined by the first mask. In particular, static random access memory (SRAM) design benefits from close tracking of six or more FETs in an SRAM cell.Type: GrantFiled: August 18, 2014Date of Patent: September 22, 2015Assignee: International Business Machines CorporationInventors: Derick G. Behrends, Todd A. Christensen, Travis R. Hebig, Michael Launsbach, Daniel M. Nelson
-
Publication number: 20150262667Abstract: An apparatus includes a hit bitline driver circuit and an equalization control circuit. The hit bitline driver circuit may be configured to drive a pair of hit bitlines responsive to a search bit. The equalization control circuit may be configured to transfer charge from one hit bitline of the pair to the other hit bitline of the pair in response to the search bit changing state.Type: ApplicationFiled: April 14, 2014Publication date: September 17, 2015Applicant: LSI CORPORATIONInventors: TRAVIS HEBIG, CHRISTOHPER D. BROWNING, ERIC W. EKLUND, DANIEL M. NELSON, RICHARD J. STEPHANI
-
Publication number: 20140353764Abstract: A semiconductor chip has shapes on a particular level that are small enough to require a first mask and a second mask, the first mask and the second mask used in separate exposures during processing. A circuit on the semiconductor chip requires close tracking between a first and a second FET (field effect transistor). For example, the particular level may be a gate shape level. Separate exposures of gate shapes using the first mask and the second mask will result in poorer FET tracking (e.g., gate length, threshold voltage) than for FETs having gate shapes defined by only the first mask. FET tracking is selectively improved by laying out a circuit such that selective FETs are defined by the first mask. In particular, static random access memory (SRAM) design benefits from close tracking of six or more FETs in an SRAM cell.Type: ApplicationFiled: August 18, 2014Publication date: December 4, 2014Inventors: Derick G. Behrends, Todd A. Christensen, Travis R. Hebig, Michael Launsbach, Daniel M. Nelson
-
Patent number: 8824196Abstract: A static random access memory (SRAM) includes a column of SRAM memory cells. The SRAM may include a circuit to copy a value stored in any SRAM memory cell in a column of SRAM memory cells to any SRAM memory cell in the column of SRAM memory cells in a single cycle of the SRAM.Type: GrantFiled: March 30, 2012Date of Patent: September 2, 2014Assignee: International Business Machines CorporationInventors: Derick G. Behrends, Todd A. Christensen, Travis R. Hebig, Michael Launsbach, Daniel M. Nelson
-
Patent number: 8711606Abstract: A circuit and method erase at power-up all data stored in a DRAM chip for increased data security. All the DRAM memory cells are erased by turning on the transistors for the DRAM storage cells simultaneously by increasing the body voltage of cells. In the example circuit, the body voltage is increased by a charge pump controlled by a power-on-reset (POR) signal applying a voltage to the p-well of the memory cells. The added voltage to the p-well lowers the threshold voltage of the cell, such that the NFET transistor of the memory cell will turn on. With all the devices turned on, the data stored in the memory cells is erased as the voltage of all the cells connected to a common bitline coalesce to a single value.Type: GrantFiled: February 6, 2013Date of Patent: April 29, 2014Assignee: International Business Machines CorporationInventors: Derick G. Behrends, Todd A. Christensen, Travis R. Hebig, Michael Launsbach, Daniel M. Nelson
-
Patent number: 8675427Abstract: A method and circuit for implementing delay correction in static random access memory (SRAM), and a design structure on which the subject circuit resides are provided. The SRAM circuit includes a precharge enable signal coupled between precharge near and precharge far signals and wordline near and wordline far signals of the SRAM. A precharge pull down device is coupled between the precharge far signal and ground and is controlled responsive to the precharge enable signal to decrease a time delay of the falling transition of the precharge far signal. A respective word line pull up device is coupled between a respective wordline far signal and a voltage supply rail and is controlled responsive to the precharge enable signal to increase wordline voltage level upon a rising transition of the wordline far signal.Type: GrantFiled: March 7, 2012Date of Patent: March 18, 2014Assignee: International Business Machines CorporationInventors: Derick G. Behrends, Todd A. Christensen, Travis R. Hebig, Michael Launsbach, Daniel M. Nelson
-
Publication number: 20130258758Abstract: A static random access memory (SRAM) includes a column of SRAM memory cells. The SRAM may include a circuit to copy a value stored in any SRAM memory cell in a column of SRAM memory cells to any SRAM memory cell in the column of SRAM memory cells in a single cycle of the SRAM.Type: ApplicationFiled: March 30, 2012Publication date: October 3, 2013Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Derick G. Behrends, Todd A. Christensen, Travis R. Hebig, Michael Launsbach, Daniel M. Nelson
-
Publication number: 20130235681Abstract: A method and circuit for implementing delay correction in static random access memory (SRAM), and a design structure on which the subject circuit resides are provided. The SRAM circuit includes a precharge enable signal coupled between precharge near and precharge far signals and wordline near and wordline far signals of the SRAM. A precharge pull down device is coupled between the precharge far signal and ground and is controlled responsive to the precharge enable signal to decrease a time delay of the falling transition of the precharge far signal. A respective word line pull up device is coupled between a respective wordline far signal and a voltage supply rail and is controlled responsive to the precharge enable signal to increase wordline voltage level upon a rising transition of the wordline far signal.Type: ApplicationFiled: March 7, 2012Publication date: September 12, 2013Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Derick G. Behrends, Todd A. Christensen, Travis R. Hebig, Michael Launsbach, Daniel M. Nelson
-
Patent number: 8520429Abstract: A semiconductor chip has an SRAM (static random access memory). The SRAM includes a data dependent write assist circuit which, on writes, reduces a supply voltage on one of a cross coupled inverter pair in an SRAM cell, thereby making it easier to overcome the one of the cross coupled inverters.Type: GrantFiled: May 5, 2011Date of Patent: August 27, 2013Assignee: International Business Machines CorporationInventors: Derick G. Behrends, Todd A. Christensen, Travis R. Hebig, Michael Launsbach, Daniel M. Nelson
-
Publication number: 20130175631Abstract: A semiconductor chip has shapes on a particular level that are small enough to require a first mask and a second mask, the first mask and the second mask used in separate exposures during processing. A circuit on the semiconductor chip requires close tracking between a first and a second FET (field effect transistor). For example, the particular level may be a gate shape level. Separate exposures of gate shapes using the first mask and the second mask will result in poorer FET tracking (e.g., gate length, threshold voltage) than for FETs having gate shapes defined by only the first mask. FET tracking is selectively improved by laying out a circuit such that selective FETs are defined by the first mask. In particular, static random access memory (SRAM) design benefits from close tracking of six or more FETs in an SRAM cell.Type: ApplicationFiled: January 6, 2012Publication date: July 11, 2013Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Derick G. Behrends, Todd A. Christensen, Travis R. Hebig, Michael Launsbach, Daniel M. Nelson
-
Patent number: 8395963Abstract: A circuit and method erase at power-up all data stored in a DRAM chip for increased data security. All the DRAM memory cells are erased by turning on the transistors for the DRAM storage cells simultaneously by driving the wordlines of all the cells to an activated state. With all the devices turned on, the data stored in the memory cells is erased as the voltage of all the cells connected to a common bitline coalesce to a single value. In a preferred embodiment, the wordlines are all turned on simultaneously during a power on reset period. Preferably a power on reset signal is used to drive each logic gate of the pre-decoder portion of the address decoder in order to assert all the wordlines.Type: GrantFiled: December 9, 2010Date of Patent: March 12, 2013Assignee: International Business Machines CorporationInventors: Derick G. Behrends, Todd A. Christensen, Travis R. Hebig, Daniel M. Nelson
-
Patent number: 8344782Abstract: A delay circuit receives a data input having an input transition and that generates a data output having an output transition. The delay circuit is powered by a voltage source having a voltage. A first delay element is configured to generate a first data signal with a first edge that has a relatively constant delay relative to the input transition irrespective of the voltage of the voltage source. A second delay element is configured to generate a second data signal with a second edge that has a delay relative to the input transition as a function of the voltage of the voltage source. A selection element causes the output transition at the data output to correspond to a latest selected one of the first edge and the second edge. The delay circuit may be employed in a pulse generating circuit.Type: GrantFiled: November 6, 2009Date of Patent: January 1, 2013Assignee: International Business Machines CorporationInventors: Derick G. Behrends, Todd A. Christensen, Travis R. Hebig, Daniel M. Nelson
-
Publication number: 20120281457Abstract: A semiconductor chip has an SRAM (static random access memory). The SRAM includes a data dependent write assist circuit which, on writes, reduces a supply voltage on one of a cross coupled inverter pair in an SRAM cell, thereby making it easier to overcome the one of the cross coupled inverters.Type: ApplicationFiled: May 5, 2011Publication date: November 8, 2012Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Derick G. Behrends, Todd A. Christensen, Travis R. Hebig, Michael Launsbach, Daniel M. Nelson
-
Patent number: 8279687Abstract: A reduced bitline precharge level has been found to increase the SRAM Beta ratio, thus improving the stability margin. The precharge level is also supplied to Sense amplifier, write driver, and source voltages for control signals. In the sense amplifier, the lower precharge voltage compensates for performance loss in the bit-cell by operating global data-line drivers with increased overdrive. In the write driver, the reduced voltage improves the Bitline discharge rate, improves the efficiency of the negative boost write assist, and decreases the reliability exposure of transistors in the write path from negative boost circuit.Type: GrantFiled: May 13, 2010Date of Patent: October 2, 2012Assignee: International Business Machines CorporationInventors: Chad A. Adams, George M. Braceras, Daniel M Nelson, Harold Pilo, Vinod Ramadurai
-
Publication number: 20120147661Abstract: A circuit and method erase at power-up all data stored in a DRAM chip for increased data security. All the DRAM memory cells are erased by turning on the transistors for the DRAM storage cells simultaneously by driving the wordlines of all the cells to an activated state. With all the devices turned on, the data stored in the memory cells is erased as the voltage of all the cells connected to a common bitline coalesce to a single value. In a preferred embodiment, the wordlines are all turned on simultaneously during a power on reset period. Preferably a power on reset signal is used to drive each logic gate of the pre-decoder portion of the address decoder in order to assert all the wordlines.Type: ApplicationFiled: December 9, 2010Publication date: June 14, 2012Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Derick G. Behrends, Todd A. Christensen, Travis R. Hebig, Daniel M. Nelson
-
Publication number: 20110280088Abstract: A reduced bitline precharge level has been found to increase the SRAM Beta ratio, thus improving the stability margin. The precharge level is also supplied to Sense amplifier, write driver, and source voltages for control signals. In the sense amplifier, the lower precharge voltage compensates for performance loss in the bit-cell by operating global data-line drivers with increased overdrive. In the write driver, the reduced voltage improves the Bitline discharge rate, improves the efficiency of the negative boost write assist, and decreases the reliability exposure of transistors in the write path from negative boost circuit.Type: ApplicationFiled: May 13, 2010Publication date: November 17, 2011Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: CHAD A. ADAMS, GEORGE M. BRACERAS, DANIEL M. NELSON, HAROLD PILO, VINOD RAMADURAI
-
Patent number: 7971164Abstract: A system, method and program product are described in which schematics in a library that a user has tagged are read as ready for layout. The difficulty of each layout is assessed based on statistics indicative of the complexity of the schematic. The statistics may regard the number of connections, pins, devices, and other schematic information. The information is used to calculate the total amount of effort required to complete the design and generate a report.Type: GrantFiled: April 10, 2008Date of Patent: June 28, 2011Assignee: International Business Machines CorporationInventors: Derick G. Behrends, Travis R. Hebig, Daniel M. Nelson, Jesse D. Smith