Patents by Inventor Daniel Marcos Chapiro
Daniel Marcos Chapiro has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10179219Abstract: Intubation devices, systems, and methods in which the risk of leakage of nasopharyngeal secretions, esophageal reflux, and blood is reduced, or eliminated, by means of a backflow pressure gradient that is independent of PEEP. Contemplated configurations include (a) a flexible tube for the controlled delivery of air and other gases to the lungs, (b) distal and proximal inflatable seals that can close the annular space surrounding the tube, (c) means to inflate the seals, and (d) means to deliver gas under pressure to the annular chamber in between the two seals. Further configurations further comprise a processor and sensors, and methods are provided for automated backflow of contaminated fluids.Type: GrantFiled: April 13, 2017Date of Patent: January 15, 2019Inventor: Daniel Marcos Chapiro
-
Publication number: 20180296782Abstract: Intubation devices, systems, and methods in which the risk of leakage of nasopharyngeal secretions, esophageal reflux, and blood is reduced, or eliminated, by means of a backflow pressure gradient that is independent of PEEP. Contemplated configurations include (a) a flexible tube for the controlled delivery of air and other gases to the lungs, (b) distal and proximal inflatable seals that can close the annular space surrounding the tube, (c) means to inflate the seals, and (d) means to deliver gas under pressure to the annular chamber in between the two seals. Further configurations further comprise a processor and sensors, and methods are provided for automated backflow of contaminated fluids.Type: ApplicationFiled: April 13, 2017Publication date: October 18, 2018Inventor: Daniel Marcos Chapiro
-
Patent number: 7900111Abstract: Capabilities are added to a Hardware Verification Language that facilitates the generation of test data. Random number sources, called random variables, can be produced by adding a randomness attribute to a variable declaration of a class definition. A “randomize” method call to a class instance produces a random value for each random variable. Constraint blocks, of a class definition, control random variables with constraint expressions. Dependency, of random variable value assignment, as determined by constraint expressions, can be expressed by a DAG. A constraint expression is converted into ranges of permissible values, from which a value is randomly chosen by a randomize method. A “boundary” method call sequentially selects a combination of boundary values, for each random variable, from each random variable's set of ranges. Coordinated selection of a boundary values permits all combinations of boundary values to be produced through successive boundary calls.Type: GrantFiled: April 21, 2003Date of Patent: March 1, 2011Assignee: Synopsys, Inc.Inventors: Won Sub Kim, Mary Lynn Meyer, Daniel Marcos Chapiro
-
Patent number: 6553531Abstract: The present invention adds capabilities to a Hardware Verification Language (HVL) which facilitate the generation of random test data. Sources of random numbers are easily produced by simply adding a randomness attribute to a variable declaration of a class definition. Such variables are called random variables. A “randomize” method call may be made to an instance of the class definition to produce random values for each random variable. The values assigned to random variables are controlled using constraint blocks, which are part of the class definition. A constraint block is comprised of constraint expressions. The constraint expressions may impose a linear ordering in which random variable values must be assigned and this dependency is expressed by directed acyclic graphs (DAGs). The constraint expressions constraining each random variable are converted into ranges of permissible values from which a value is chosen at random.Type: GrantFiled: June 24, 1999Date of Patent: April 22, 2003Assignee: Synopsys, Inc.Inventors: Won Sub Kim, Mary Lynn Meyer, Daniel Marcos Chapiro
-
Patent number: 6513144Abstract: The present invention adds capabilities to a Hardware Verification Language (HVL) which facilitate the generation of random test data. Sources of random numbers are easily produced by simply adding a randomness attribute to a variable declaration of a class definition. Such variables are called random variables. A “randomize” method call may be made to an instance of the class definition to produce random values for each random variable. The values assigned to random variables are controlled using constraint blocks, which are part of the class definition. A constraint block is comprised of constraint expressions, where each constraint expression limits the values that can be assigned to a random variable on the left-hand-side (lhs) of the constraint expression. If a constraint block of an instance is active or ON, then all the constraint expressions in the block will act to constrain their lhs random variable.Type: GrantFiled: April 22, 1999Date of Patent: January 28, 2003Assignee: Synopsys, Inc.Inventors: Won Sub Kim, Mary Lynn Meyer, Daniel Marcos Chapiro
-
Patent number: 6499127Abstract: The present invention adds capabilities to a Hardware Verification Language (HVL) which facilitate the generation of random test data. Sources of random numbers are easily produced by simply adding a randomness attribute to a variable declaration of a class definition. Such variables are called random variables. A “randomize” method call may be made to an instance of the class definition to produce random values for each random variable. The values assigned to random variables are controlled using constraint blocks, which are part of the class definition. A constraint block is comprised of constraint expressions, where each constraint expression limits the values that can be assigned to a random variable on the left-hand-side (lhs) of the constraint expression. A constraint_expression can constrain any random variable which has been declared at its level in the class hierarchy, or at any higher level.Type: GrantFiled: April 22, 1999Date of Patent: December 24, 2002Assignee: Synopsys, Inc.Inventors: Won Sub Kim, Mary Lynn Meyer, Daniel Marcos Chapiro
-
Patent number: 6493841Abstract: Hardware Verification Languages (HVLs) permit the convenient modeling of the environment for a device under test (DUT). HVLs permit the DUT to be tested by stimulating certain inputs of the DUT and monitoring the resulting states of the DUT. The present invention relates to an HVL, referred to as Vera, for the verification of any form of digital circuit design. Vera is preferably used for testing a DUT modeled in a high-level hardware description language (HLHDL) such as Verilog HDL. More specifically, the present invention relates to an HVL capability, know as an “expect,” for monitoring the values at certain nodes of the DUT at certain times and for determining whether those values are in accordance with the DUT's expected performance.Type: GrantFiled: March 31, 1999Date of Patent: December 10, 2002Assignee: Synopsys, Inc.Inventors: Won Sub Kim, Valeria Maria Bertacco, Daniel Marcos Chapiro, Sandro Hermann Pintz
-
Patent number: 6449745Abstract: The present invention adds capabilities to a Hardware Verification Language (HVL) which facilitate the generation of random test data. Sources of random numbers are easily produced by simply adding a randomness attribute to a variable declaration of a class definition. Such variables are called random variables. A “randomize” method call may be made to an instance of the class definition to produce random values for each random variable. The values assigned to random variables are controlled using constraint blocks, which are part of the class definition. A constraint block is comprised of constraint expressions, where each constraint expression limits the values that can be assigned to a random variable on the left-hand-side (lhs) of the constraint expression. Because random variables may also appear on the right-hand-side (rhs) of a constraint expression there is an ordering in which random variable values must be assigned and this dependency is expressed by directed acyclic graphs (DAGs).Type: GrantFiled: April 22, 1999Date of Patent: September 10, 2002Assignee: Synopsys, Inc.Inventors: Won Sub Kim, Mary Lynn Meyer, Daniel Marcos Chapiro
-
Patent number: 6427223Abstract: The present invention adds capabilities to a Hardware Verification Language (HVL) which facilitate the monitoring of a device under test (DUT). The HVL language supports Object-Oriented Programming (or OOP). Within this OOP framework, the present invention provides a monitoring facility comprised of three main stages: i) Coverage Definitions, ii) Coverage Instantiation and Triggering and iii) Coverage Feedback. A coverage definition is very similar to an OOP class definition, but does not contain methods or variables. Instead, the basic purpose of a coverage definition is to declare “monitor bins” in terms of a state variable. Essentially, each monitor bin declaration has a unique bin name which is associated with a particular behavior of the state variable and the unique bin name is used to record the state variable's behavior. Instantiation of a coverage definition produces a coverage instance.Type: GrantFiled: April 30, 1999Date of Patent: July 30, 2002Assignee: Synopsys, Inc.Inventors: Won Sub Kim, John Harold Downey, Daniel Marcos Chapiro
-
Publication number: 20020038447Abstract: The present invention adds capabilities to a Hardware Verification Language (HVL) which facilitate the monitoring of a device under test (DUT). The HVL language supports Object-Oriented Programming (or OOP). Within this OOP framework, the present invention provides a monitoring facility comprised of three main stages: i) Coverage Definitions, ii) Coverage Instantiation and Triggering and iii) Coverage Feedback.Type: ApplicationFiled: April 30, 1999Publication date: March 28, 2002Inventors: WON SUB KIM, JOHN HAROLD DOWNEY, DANIEL MARCOS CHAPIRO