Patents by Inventor Daniel Mavencamp
Daniel Mavencamp has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240113624Abstract: A multi-phase buck-boost converter includes a first half-bridge circuit, a second half-bridge circuit, a third half-bridge circuit, and a control circuit. The first half-bridge circuit is coupled to a first inductor terminal. The second half-bridge circuit is coupled to a second inductor terminal. The third half-bridge circuit is coupled to a third inductor terminal, a system voltage terminal, and a battery terminal. The control circuit is coupled to the first half-bridge circuit, the second half-bridge circuit, and the third half-bridge circuit. The control circuit is configured to transition the first half-bridge circuit, the second half-bridge circuit, and the third half-bridge circuit from operation in a buck mode to operation in a buck-boost mode based on an off-time of the first half-bridge being less than a particular time.Type: ApplicationFiled: September 30, 2022Publication date: April 4, 2024Inventors: Eric SOUTHARD, Daniel A. MAVENCAMP, Qiong LI, Shishuo ZHAO
-
Patent number: 11196281Abstract: Aspects of the present disclosure provide for circuit. In at least some examples, the circuit includes a controller, a current source, a switch, and a digital-to-analog converter (DAC). The controller includes an analog-to-digital converter (ADC) having an input and an output, a first register, and a second register coupled to the output of the ADC. The switch is coupled between an output of the current source and a first node and has a control terminal coupled to the controller. The first node is coupled to the input of the ADC and is configured to couple to a resistor. The DAC has an input coupled to the controller and an output configured to couple to a battery.Type: GrantFiled: March 29, 2019Date of Patent: December 7, 2021Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Mustapha El Markhi, Rohit Bhan, Thomas Vermeer, Daniel Mavencamp
-
Publication number: 20200313444Abstract: Aspects of the present disclosure provide for circuit. In at least some examples, the circuit includes a controller, a current source, a switch, and a digital-to-analog converter (DAC). The controller includes an analog-to-digital converter (ADC) having an input and an output, a first register, and a second register coupled to the output of the ADC. The switch is coupled between an output of the current source and a first node and has a control terminal coupled to the controller. The first node is coupled to the input of the ADC and is configured to couple to a resistor. The DAC has an input coupled to the controller and an output configured to couple to a battery.Type: ApplicationFiled: March 29, 2019Publication date: October 1, 2020Inventors: Mustapha EL MARKHI, Rohit BHAN, Thomas VERMEER, Daniel MAVENCAMP
-
Patent number: 8174248Abstract: Systems and methods for bit stuffing pulse width modulation are provided. Example embodiments of the systems and methods of bit stuffing pulse width modulation disclosed herein may allow for a significant reduction in the size of the bootstrap capacitor while giving up only a small percentage of output drive, and reduce die space. Included in such systems and methods is the ability to digitally detect inactivity on the PMW signals for a class D power amplifier, and to digitally insert small charge pulses at a fairly low repetition rate relative to the normal switching frequency. The low repetition rate may preserve the maximum output power while still allowing enough charge to transfer to the bootstrap capacitor.Type: GrantFiled: May 16, 2009Date of Patent: May 8, 2012Assignee: Texas Instruments IncorporatedInventors: Daniel Mavencamp, Dal Yihong, Abdelhalim Alsharqawi, Steve Martindell
-
Publication number: 20100289560Abstract: Systems and methods for bit stuffing pulse width modulation are provided. Example embodiments of the systems and methods of bit stuffing pulse width modulation disclosed herein may allow for a significant reduction in the size of the bootstrap capacitor while giving up only a small percentage of output drive, and reduce die space. Included in such systems and methods is the ability to digitally detect inactivity on the PMW signals for a class D power amplifier, and to digitally insert small charge pulses at a fairly low repetition rate relative to the normal switching frequency. The low repetition rate may preserve the maximum output power while still allowing enough charge to transfer to the bootstrap capacitor.Type: ApplicationFiled: May 16, 2009Publication date: November 18, 2010Applicant: TEXAS INSTRUMENTS INCORPORATEDInventors: Daniel Mavencamp, Dai Yihong, Abdelhalim Alsharqawi, Steve Martindell
-
Patent number: 7312654Abstract: A closed loop audio amplifier system and method of powering up/down the system without producing audible artifacts are provided. During power up, a prebias voltage is provided to each output connected to a speaker to increase the voltage to a nominal output level. High impedance switches are then driven at a 50% duty cycle. Feedback from the output is supplied to a servo, which is enabled to fine tune the output voltage. Low impedance switches are then driven at a 50% duty cycle at a quarter cycle timing. The order of the feedback loop depends on which of the high or low impedance switches are driven. The prebias voltage is then removed before audio signals to be amplified are supplied to the system. Timing of driving of the switches is programmable. To power down, essentially the reverse sequence is provided.Type: GrantFiled: December 20, 2005Date of Patent: December 25, 2007Assignee: Freescale Semiconductor, Inc.Inventors: William J. Roeckner, Pallab Midya, Patrick L. Rakers, Lawrence E. Connell, Daniel A. Mavencamp, Bradley C. Stewart
-
Publication number: 20070139103Abstract: A closed loop audio amplifier system and method of powering up/down the system without producing audible artifacts are provided. During power up, a prebias voltage is provided to each output connected to a speaker to increase the voltage to a nominal output level. High impedance switches are then driven at a 50% duty cycle. Feedback from the output is supplied to a servo, which is enabled to fine tune the output voltage. Low impedance switches are then driven at a 50% duty cycle at a quarter cycle timing. The order of the feedback loop depends on which of the high or low impedance switches are driven. The prebias voltage is then removed before audio signals to be amplified are supplied to the system. Timing of driving of the switches is programmable. To power down,. essentially the reverse sequence is provided.Type: ApplicationFiled: December 20, 2005Publication date: June 21, 2007Inventors: William Roeckner, Pallab Midya, Patrick Rakers, Lawrence Connell, Daniel Mavencamp, Bradley Stewart
-
Patent number: 6775387Abstract: Provided is a method (500) and audio circuit (100) for reducing popping noise in a load (140, 145) connected to the audio circuit, especially during audio circuit start-up. The method applies a time varying voltage (364) to the load that has a smooth, S-shaped curve when plotted over time. The device include an integrated circuit (IC) set as a channel block (110), a load connected between the channel block and ground, a bypass control (150) connected to the channel block for producing a controlled ground reference voltage having an S-shaped curve to the channel block, a shunt control (170) controlling the voltage delivered across the load, and a ground capacitor (160) coupled between the bypass control and ground. The channel block typically includes an amplifier which supplies the output voltage across the load. The bypass circuit generally includes a bypass generator and a transistor selectively providing a charge to the ground capacitor.Type: GrantFiled: November 30, 1999Date of Patent: August 10, 2004Assignee: Texas Instruments IncorporatedInventors: Daniel A. Mavencamp, Ronnie Bean, Tim Colvin
-
Patent number: 6175277Abstract: An improved bias network for reducing cross-over distortion in a device having complementary p-MOS and n-MOS power transistors includes complementary helper transistors coupled to power transistors for discharging currents while the power transistors are biased in sub-threshold regions of operation. The bias network further includes complementary resistors coupled to the power transistors for biasing the power transistors within saturation regions of operation and for biasing the helper transistors within saturation regions of operation, and complementary feedback circuits connected to the power transistors and operating in conjunction with the resistors for biasing the helper transistors within the saturation regions of operation. Preferably, each of the power transistors are biased into the saturation regions by gate voltage swings of no more than 200 millivolts from the sub-threshold region.Type: GrantFiled: February 8, 1999Date of Patent: January 16, 2001Assignee: Texas Instruments IncorporatedInventor: Daniel Mavencamp