Patents by Inventor Dany-Sebastien LY-GAGNON
Dany-Sebastien LY-GAGNON has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11626161Abstract: A selection scheme for crosspoint memory is described. In one example, the selection voltage applied across the memory cell is slowly ramped up. Once the memory cell thresholds, the voltage is reduced to a level for performing the read or write operation. Reducing the voltage once the specific cell has been selected (e.g., thresholds) minimizes the additional transient current which might be generated by further increasing the selection bias applied during read or write operation. The reduction in transient current can lead to an improvement in read disturb and write endurance issues. The selection ramp-rate and bias post-selection can be set differently depending on the cell location inside the memory array to further improve cell performance.Type: GrantFiled: July 6, 2021Date of Patent: April 11, 2023Assignee: Intel CorporationInventors: Davide Mantegazza, Kyung Jean Yoon, John Gorman, Dany-Sebastien Ly-Gagnon
-
Publication number: 20220359030Abstract: Systems, apparatuses, and methods provide for technology performs write current adjustment management in crosspoint persistent memory structures. Such technology determines whether to adjust a base current in response to a sampling of write-and-read operations on a set of addresses in a crosspoint persistent memory; determines whether a test current reduces a number of bit fails in response to a determination of whether to adjust the base current; and adjusts the base current based on the test current in response to a determination that the test current reduces the number of bit fails.Type: ApplicationFiled: July 18, 2022Publication date: November 10, 2022Inventors: Yuanyuan Li, Rakan Maddah, Prashant S. Damle, Dany-Sebastien Ly-Gagnon, Lunkai Zhang
-
Publication number: 20220180934Abstract: A memory device including a three dimensional crosspoint memory array comprising memory cells assigned to a plurality of groups, wherein each group is associated with a respective at least one program pulse parameter based on programming responses of memory cells of that group; and access circuitry to program a memory cell of a first group of the plurality of groups to a first program state by applying a program pulse having the at least one program pulse parameter associated with the first group.Type: ApplicationFiled: December 8, 2020Publication date: June 9, 2022Applicant: Intel CorporationInventors: Davide Fugazza, Dany-Sebastien Ly-Gagnon
-
Publication number: 20220113892Abstract: A memory device including a three dimensional crosspoint memory array comprising memory cells each comprising two terminals and a storage element programmable to one of a plurality of program states each representing distinct values for at least two bits; and access circuitry to apply a first program pulse with a positive polarity across the two terminals of a first memory cell of the memory cells to program the first memory cell to a first program state of the program states; and apply a second program pulse with a negative polarity across the two terminals of the first memory cell to program the first memory cell to a second program state of the program states.Type: ApplicationFiled: October 12, 2020Publication date: April 14, 2022Applicant: Intel CorporationInventors: Davide Fugazza, Dany-Sebastien Ly-Gagnon, DerChang Kau
-
Publication number: 20210335419Abstract: A selection scheme for crosspoint memory is described. In one example, the selection voltage applied across the memory cell is slowly ramped up. Once the memory cell thresholds, the voltage is reduced to a level for performing the read or write operation. Reducing the voltage once the specific cell has been selected (e.g., thresholds) minimizes the additional transient current which might be generated by further increasing the selection bias applied during read or write operation. The reduction in transient current can lead to an improvement in read disturb and write endurance issues. The selection ramp-rate and bias post-selection can be set differently depending on the cell location inside the memory array to further improve cell performance.Type: ApplicationFiled: July 6, 2021Publication date: October 28, 2021Inventors: Davide MANTEGAZZA, Kyung Jean YOON, John GORMAN, Dany-Sebastien LY-GAGNON
-
Patent number: 11100987Abstract: A selection scheme for crosspoint memory is described. In one example, the selection voltage applied across the memory cell is slowly ramped up. Once the memory cell thresholds, the voltage is reduced to a level for performing the read or write operation. Reducing the voltage once the specific cell has been selected (e.g., thresholds) minimizes the additional transient current which might be generated by further increasing the selection bias applied during read or write operation. The reduction in transient current can lead to an improvement in read disturb and write endurance issues. The selection ramp-rate and bias post-selection can be set differently depending on the cell location inside the memory array to further improve cell performance.Type: GrantFiled: March 26, 2020Date of Patent: August 24, 2021Assignee: Intel CorporationInventors: Davide Mantegazza, Kyung Jean Yoon, John Gorman, Dany-Sebastien Ly-Gagnon
-
Patent number: 9685213Abstract: Embodiments of the present disclosure describe techniques and configurations for controlling current in a non-volatile random access memory (NVRAM) device. In an embodiment, the NVRAM device may include a plurality of memory cells coupled to a plurality of bit lines forming a bit line node with parasitic capacitance. Each memory cell may comprise a switch device with a required level of a holding current to maintain an on-state of the cell. A voltage supply circuitry and a controller may be coupled with the NVRAM device. The controller may control the circuitry to provide a current pulse that keeps a memory cell in on-state. The pulse may comprise a profile that changes over time from a set point to the holding current level, in response to a discharge of the bit line node capacitance through the memory cell after the set point is achieved. Other embodiments may be described and/or claimed.Type: GrantFiled: November 9, 2016Date of Patent: June 20, 2017Assignee: Intel CorporationInventors: Dany-Sebastien Ly-Gagnon, Kiran Pangal, Raymond W. Zeng, Mase J. Taub
-
Publication number: 20170053698Abstract: Embodiments of the present disclosure describe techniques and configurations for controlling current in a non-volatile random access memory (NVRAM) device. In an embodiment, the NVRAM device may include a plurality of memory cells coupled to a plurality of bit lines forming a bit line node with parasitic capacitance. Each memory cell may comprise a switch device with a required level of a holding current to maintain an on-state of the cell. A voltage supply circuitry and a controller may be coupled with the NVRAM device. The controller may control the circuitry to provide a current pulse that keeps a memory cell in on-state. The pulse may comprise a profile that changes over time from a set point to the holding current level, in response to a discharge of the bit line node capacitance through the memory cell after the set point is achieved. Other embodiments may be described and/or claimed.Type: ApplicationFiled: November 9, 2016Publication date: February 23, 2017Inventors: Dany-Sebastien Ly-Gagnon, Kiran Pangal, Raymond W. Zeng, Mase J. Taub
-
Patent number: 9543004Abstract: Embodiments of the present disclosure describe techniques and configurations for controlling current in a non-volatile random access memory (NVRAM) device. In an embodiment, the NVRAM device may include a plurality of memory cells coupled to a plurality of bit lines forming a bit line node with parasitic capacitance. Each memory cell may comprise a switch device with a required level of a holding current to maintain an on-state of the cell. A voltage supply circuitry and a controller may be coupled with the NVRAM device. The controller may control the circuitry to provide a current pulse that keeps a memory cell in on-state. The pulse may comprise a profile that changes over time from a set point to the holding current level, in response to a discharge of the bit line node capacitance through the memory cell after the set point is achieved. Other embodiments may be described and/or claimed.Type: GrantFiled: June 17, 2015Date of Patent: January 10, 2017Assignee: INTEL CORPORATIONInventors: Dany-Sebastien Ly-Gagnon, Kiran Pangal, Raymond W. Zeng, Mase J. Taub
-
Publication number: 20160372194Abstract: Embodiments of the present disclosure describe techniques and configurations for controlling current in a non-volatile random access memory (NVRAM) device. In an embodiment, the NVRAM device may include a plurality of memory cells coupled to a plurality of bit lines forming a bit line node with parasitic capacitance. Each memory cell may comprise a switch device with a required level of a holding current to maintain an on-state of the cell. A voltage supply circuitry and a controller may be coupled with the NVRAM device. The controller may control the circuitry to provide a current pulse that keeps a memory cell in on-state. The pulse may comprise a profile that changes over time from a set point to the holding current level, in response to a discharge of the bit line node capacitance through the memory cell after the set point is achieved. Other embodiments may be described and/or claimed.Type: ApplicationFiled: June 17, 2015Publication date: December 22, 2016Inventors: Dany-Sebastien Ly-Gagnon, Kiran Pangal, Raymond W. Zeng, Mase J. Taub
-
Patent number: 9384801Abstract: Embodiments including systems, methods, and apparatuses associated with expanding a threshold voltage window of memory cells are described herein. Specifically, in some embodiments memory cells may be configured to store data by being set to a set state or a reset state. In some embodiments, a dummy-read process may be performed on memory cells in the set state prior to a read process. In some embodiments, a modified reset algorithm may be performed on memory cells in the reset state. Other embodiments may be described or claimed.Type: GrantFiled: August 15, 2014Date of Patent: July 5, 2016Assignee: INTEL CORPORATIONInventors: Abhinav Pandey, Hanmant P. Belgal, Prashant S. Damle, Arjun Kripanidhi, Sebastian T. Uribe, Dany-Sebastien Ly-Gagnon, Sanjay Rangan, Kiran Pangal
-
Publication number: 20160049209Abstract: Embodiments including systems, methods, and apparatuses associated with expanding a threshold voltage window of memory cells are described herein. Specifically, in some embodiments memory cells may be configured to store data by being set to a set state or a reset state. In some embodiments, a dummy-read process may be performed on memory cells in the set state prior to a read process. In some embodiments, a modified reset algorithm may be performed on memory cells in the reset state. Other embodiments may be described or claimed.Type: ApplicationFiled: August 15, 2014Publication date: February 18, 2016Inventors: Abhinav PANDEY, Hanmant P. BELGAL, Prashant S. DAMLE, Arjun KRIPANIDHI, Sebastian T. URIBE, Dany-Sebastien LY-GAGNON, Sanjay RANGAN, Kiran PANGAL