Patents by Inventor DAVID AVRAHAM
DAVID AVRAHAM has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10811091Abstract: A device that includes a non-volatile memory and a controller. The controller is coupled to the non-volatile memory. The controller includes a non-transitory computer readable medium and a processor. The controller includes computer executable instructions stored in the computer readable medium to, using the processor, retrieve a flash memory page from the non-volatile memory, determine a memory parameter associated with the flash memory pages, determine a read threshold voltage scanning order based on the memory parameter, and perform read threshold voltage calibration according to the read threshold voltage scanning order.Type: GrantFiled: October 12, 2018Date of Patent: October 20, 2020Assignee: WESTERN DIGITAL TECHNOLOGIES, INC.Inventors: Alexander Bazarsky, David Avraham, Eran Sharon
-
Publication number: 20200304149Abstract: A method for punctured bit estimation includes receiving a punctured codeword. The method further includes generating a reconstructed codeword using the punctured codeword and at least one punctured bit having a default logic value. The method further includes generating a syndrome vector for the reconstructed codeword. The method further includes determining, using the syndrome vector, a number of unsatisfied parity-checks for the at least one punctured bit. The method further includes determining, for the at least one punctured bit, a bit value using, at least, the number of unsatisfied parity-checks associated with the at least one punctured bit.Type: ApplicationFiled: March 19, 2019Publication date: September 24, 2020Applicant: Western Digital Technologies, Inc.Inventors: Ran Zamir, Eran Sharon, Idan Goldenberg, Dudy David Avraham
-
Patent number: 10742237Abstract: Disclosed herein is a memory device and a method of descrambling and decoding encoded data. In one aspect, encoded data is received. A scrambling seed is obtained from the encoded data prior to decoding the encoded data. The encoded data is descrambled according to the scrambling seed, and the descrambled data is decoded. The descrambled data may be decoded according to statistics of the descrambled data.Type: GrantFiled: June 21, 2018Date of Patent: August 11, 2020Assignee: Western Digital Technologies, Inc.Inventors: Omer Fainzilber, Eran Sharon, Alex Bazarsky, Dudy David Avraham, Idan Alrod
-
Patent number: 10735031Abstract: A method and apparatus for obtaining data from a memory, estimating a probability of data values of the obtained data based on at least one of a source log-likelihood ratio and a channel log-likelihood ratio, wherein each bit in the obtained data has an associated log-likelihood ratio, determining at least one data pattern parameter for the data and performing a decoding process using the at least one data pattern parameters to determine a decoded data set.Type: GrantFiled: September 20, 2018Date of Patent: August 4, 2020Assignee: WESTERN DIGITAL TECHNOLOGIES, INC.Inventors: Dudy David Avraham, Eran Sharon, Omer Fainzilber, Alexander Bazarsky, Stella Achtenberg
-
Patent number: 10725860Abstract: A storage system and method for handling a burst of errors is provided. In one embodiment, the method comprises generating a protograph using an error code generation method; generating a first partially-lifted protograph based on the generated protograph that avoids a first burst of errors; generating a fully-lifted protograph based on the generated protograph and the generated first partially-lifted protograph; and providing the fully-lifted protograph to a storage system comprising a memory.Type: GrantFiled: May 1, 2018Date of Patent: July 28, 2020Assignee: SanDisk Technologies LLCInventors: David Avraham, Ran Zamir, Eran Sharon
-
Publication number: 20200235757Abstract: Disclosed herein are memory devices, systems, and methods of content-aware decoding of encoded data. In one aspect, an encoded data chunk is received and one or more characteristics, such as source statistics, are determined. A similar data chunk (that may, e.g., contain data of a similar type) with comparable statistics may be sought. The similar data chunk may, for example, have source statistics that are positively correlated to the source statistics of the encoded data chunk to be decoded. Decoder parameters for the encoded data may be set to correspond with decoder parameters suited to the similar data chunk. The encoded data chunk is decoded using the new decoder parameters. Decoding encoded data based on content can enhance performance, reducing decoding latency and/or power consumption.Type: ApplicationFiled: January 22, 2019Publication date: July 23, 2020Applicant: Western Digital Technologies, Inc.Inventors: Stella Achtenberg, Omer Fainzilber, Dudy David Avraham
-
Patent number: 10715178Abstract: Technology is described herein for a generalized low-density parity-check (GLDPC) decoder. A GLDPC decoder comprises an LDPC decoder and a syndrome decoder. The LDPC decoder is configured to generate a codeword for encoded data. The syndrome decoder is configured to decode a syndrome of punctured check nodes based on a linear block code having more than one information bit. The GLDPC decoder is configured to control the LDPC decoder to compute an initial value of the syndrome of the punctured check nodes based on an initial estimate of the codeword from the LDPC decoder. The GLDPC decoder is configured to alternate between controlling the syndrome decoder to correct the syndrome and controlling the LDPC decoder to update the codeword based on the corrected syndrome. The GLDPC decoder is configured to provide a decoded version of the encoded data based on a final estimate of the codeword.Type: GrantFiled: March 27, 2019Date of Patent: July 14, 2020Assignee: Western Digital Technologies, Inc.Inventors: Eran Sharon, Ran Zamir, David Avraham
-
Publication number: 20200118620Abstract: A device that includes a non-volatile memory and a controller. The controller is coupled to the non-volatile memory. The controller includes a non-transitory computer readable medium and a processor. The controller includes computer executable instructions stored in the computer readable medium to, using the processor, retrieve a flash memory page from the non-volatile memory, determine a memory parameter associated with the flash memory pages, determine a read threshold voltage scanning order based on the memory parameter, and perform read threshold voltage calibration according to the read threshold voltage scanning order.Type: ApplicationFiled: October 12, 2018Publication date: April 16, 2020Inventors: ALEXANDER BAZARSKY, DAVID AVRAHAM, ERAN SHARON
-
Publication number: 20200099402Abstract: A storage device may include a decoder configured to connect bits to a content node based on content-aware decoding process. The content-aware decoding process may be dynamic and determine connection structures of bits and content nodes based on patterns in data. In some cases, the decoder may connect non-adjacent bits to a content node based on a content-aware decoding process. In other cases, the decoder may connect a first number of bits to a first content node and a second number of bits to a second content node. In such cases, the first number of bits and the second number of bits are a different number.Type: ApplicationFiled: June 25, 2019Publication date: March 26, 2020Inventors: Dudy David AVRAHAM, Eran SHARON, Omer FAINZILBER, Ran ZAMIR, Stella ACHTENBERG
-
Publication number: 20200099395Abstract: Technology is described herein for a generalized low-density parity-check (GLDPC) decoder. A GLDPC decoder comprises an LDPC decoder and a syndrome decoder. The LDPC decoder is configured to generate a codeword for encoded data. The syndrome decoder is configured to decode a syndrome of punctured check nodes based on a linear block code having more than one information bit. The GLDPC decoder is configured to control the LDPC decoder to compute an initial value of the syndrome of the punctured check nodes based on an initial estimate of the codeword from the LDPC decoder. The GLDPC decoder is configured to alternate between controlling the syndrome decoder to correct the syndrome and controlling the LDPC decoder to update the codeword based on the corrected syndrome. The GLDPC decoder is configured to provide a decoded version of the encoded data based on a final estimate of the codeword.Type: ApplicationFiled: March 27, 2019Publication date: March 26, 2020Applicant: Western Digital Technologies, Inc.Inventors: ERAN SHARON, RAN ZAMIR, DAVID AVRAHAM
-
Publication number: 20200099404Abstract: A method and apparatus for obtaining data from a memory, estimating a probability of data values of the obtained data based on at least one of a source log-likelihood ratio and a channel log-likelihood ratio, wherein each bit in the obtained data has an associated log-likelihood ratio, determining at least one data pattern parameter for the data and performing a decoding process using the at least one data pattern parameters to determine a decoded data set.Type: ApplicationFiled: September 20, 2018Publication date: March 26, 2020Inventors: Dudy David AVRAHAM, Eran SHARON, Omer FAINZILBER, Alexander BAZARSKY, Stella ACHTENBERG
-
Publication number: 20200083715Abstract: A method may include: applying a first voltage on at least one first terminal of a first direct current (DC) bus electrically connected to a power source, obtaining at least one indication that discharge of a second voltage related to the first voltage should be performed, and discharging the second voltage by electrically connecting at least one second terminal of a second DC bus to a ground in response to the at least one indication. Another method may include: injecting a current at at least one terminal of a direct current (DC) bus that is electrically connected to a power source, simultaneous to injecting the current, measuring an insulation relative to ground, obtaining an electrical parameter related to the power source, and, in response to the electrical parameter, maintaining the current injected at the terminal of the DC bus without ceasing the measuring of the insulation relative to a ground.Type: ApplicationFiled: November 13, 2019Publication date: March 12, 2020Inventors: Ilan Yoscovich, Liron Har-Shai, Amir Grossberg, Matan Atias, Daniel Zmood, David Avraham
-
Patent number: 10587925Abstract: A television viewer interface system provides a viewer interface that allows the viewer to access different functions of a system. A highlight bar is responsive to the user's commands and is used to indicate the current menu item that can be selected by the user. Information is presented in a successive disclosure format where the user navigates through menus by moving the highlight bar to the right to obtain more information or to the left to see less information and return to the previous location. The background colors of each set of menus remains consistent throughout the user's experience such that the user intuitively knows what menu area he is in through the color cues. The invention provides indicators that tell the user that more information is available in a particular direction for a menu item.Type: GrantFiled: May 15, 2017Date of Patent: March 10, 2020Assignee: TiVo Solutions Inc.Inventors: Howard Look, Robert Vallone, David Avraham Brown, Karen Bedard, Wijnand Van Stam, Ain McKendrick
-
Patent number: 10553285Abstract: An apparatus includes a first single-port memory, a second single-port memory, and one or more control circuits in communication with the first single-port memory and in communication with the second single-port memory. The one or more control circuits are configured to initiate a read of stored data on a clock cycle from a physical location of the stored data in the first or second single-port memory and to initiate a write of fresh data on the clock cycle to whichever of the first single-port memory or the second single-port memory does not contain the physical location of the stored data.Type: GrantFiled: November 28, 2017Date of Patent: February 4, 2020Assignee: Western Digital Technologies, Inc.Inventors: Ran Zamir, David Avraham, Eran Sharon, Idan Alrod
-
Publication number: 20190393901Abstract: Disclosed herein is a memory device and a method of descrambling and decoding encoded data. In one aspect, encoded data is received. A scrambling seed is obtained from the encoded data prior to decoding the encoded data. The encoded data is descrambled according to the scrambling seed, and the descrambled data is decoded. The descrambled data may be decoded according to statistics of the descrambled data.Type: ApplicationFiled: June 21, 2018Publication date: December 26, 2019Inventors: Omer Fainzilber, Eran Sharon, Alex Bazarsky, Dudy David Avraham, Idan Alrod
-
Patent number: 10475523Abstract: A device includes a memory and a controller coupled to the memory. The controller is configured to associate a first value of a memory access parameter with a first group indicator. The controller is configured to perform an update operation to determine a second value of the memory access parameter based on first data read from the memory and to generate a first updated value of the memory access parameter. The first updated parameter is associated with the first group indicator and is based on the first value and the second value.Type: GrantFiled: June 6, 2017Date of Patent: November 12, 2019Assignee: WESTERN DIGITAL TECHNOLOGIES, INC.Inventors: Eran Sharon, David Avraham, Evgeny Mekhanik, Alexander Bazarsky
-
Patent number: 10418097Abstract: Read reference levels are used to distinguish different data states for information stored in non-volatile memory. A storage system recalibrates its read reference levels, to maintain accuracy of the read process, by sensing samples of data for different test read reference levels and using those samples to determine an improved set of read reference levels. At least a subset of the test read reference levels used for the samples are dynamically and adaptively chosen based on indications of error for previous samples.Type: GrantFiled: November 27, 2017Date of Patent: September 17, 2019Assignee: Western Digital Technologies, Inc.Inventors: David Avraham, Eran Sharon, Ran Zamir, Alexander Bazarsky
-
Patent number: 10372539Abstract: A black box recorder for an autonomous vehicle includes an interface configured to receive data from an engine control unit (ECU) device. The data includes first data and second data. The black box recorder further includes an error correction code (ECC) engine configured to determine a first parity size associated with the first data based on a characteristic of the first data and a second parity size associated with the second data based on a characteristic of the second data. The first parity size is different than the second parity size. The ECC engine is further configured to generate a convolutional low-density parity-check (CLDPC) codeword that includes the first data, the second data, first redundancy data associated with the first data, and second redundancy data associated with the second data. The first redundancy data has the first parity size, and the second redundancy data has the second parity size.Type: GrantFiled: November 20, 2017Date of Patent: August 6, 2019Assignee: Western Digital Technologies, Inc.Inventors: David Avraham, Idan Goldenberg, Alexander Bazarsky, Eyal Sobol, Martin Booth
-
Publication number: 20190164610Abstract: An apparatus includes a first single-port memory, a second single-port memory, and one or more control circuits in communication with the first single-port memory and in communication with the second single-port memory. The one or more control circuits are configured to initiate a read of stored data on a clock cycle from a physical location of the stored data in the first or second single-port memory and to initiate a write of fresh data on the clock cycle to whichever of the first single-port memory or the second single-port memory does not contain the physical location of the stored data.Type: ApplicationFiled: November 28, 2017Publication date: May 30, 2019Applicant: WESTERN DIGITAL TECHNOLOGIES, INC.Inventors: Ran Zamir, David Avraham, Eran Sharon, Idan Alrod
-
Publication number: 20190164599Abstract: Read reference levels are used to distinguish different data states for information stored in non-volatile memory. A storage system recalibrates its read reference levels, to maintain accuracy of the read process, by sensing samples of data for different test read reference levels and using those samples to determine an improved set of read reference levels. At least a subset of the test read reference levels used for the samples are dynamically and adaptively chosen based on indications of error for previous samples.Type: ApplicationFiled: November 27, 2017Publication date: May 30, 2019Applicant: Western Digital Technologies, Inc.Inventors: David Avraham, Eran Sharon, Ran Zamir, Alexander Bazarsky