Patents by Inventor David B. Fraser
David B. Fraser has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 5977634Abstract: An electrical interconnect structure comprising a diffusion barrier and a method of forming the structure over a semiconductor substrate. A bi-layer diffusion barrier is formed over the substrate. The barrier comprises a capturing layer beneath a blocking layer. The blocking layer is both thicker than the capturing layer and is unreactive with the capturing layer. A conductive layer, thicker than the blocking layer, is then formed over the barrier. While the conductive layer is unreactive with the blocking layer of the barrier, the conductive layer is reactive with the capturing layer of the barrier.Type: GrantFiled: October 20, 1997Date of Patent: November 2, 1999Assignee: Intel CorporationInventors: Gang Bai, David B. Fraser
-
Patent number: 5886410Abstract: An interconnect system is provided. The interconnect system includes a silicon substrate and a first dielectric layer formed upon the silicon substrate. The interconnect system also includes a first level of at least two electrically conductive lines formed upon the first dielectric layer. The interconnect system further includes a region of low dielectric constant material formed between the at least two electrically conductive lines. The interconnect system also includes a first hard mask formed upon the polymer region.Type: GrantFiled: June 26, 1996Date of Patent: March 23, 1999Assignee: Intel CorporationInventors: Chien Chiang, Chuanbin Pan, Vicky M. Ochoa, Sychyi Fang, David B. Fraser, Joyce C. Sum, Gary William Ray, Jeremy A. Theil
-
Patent number: 5880030Abstract: A high density, low capacitance, interconnect structure for microelectronic devices has unlanded vias formed with organic polymer intralayer dielectric material having substantially vertical sidewalls. A method of producing unlanded vias includes forming a planarized organic polymer intra-layer dielectric between conductors, forming an inorganic dielectric over the conductor and organic polymer layer, patterning a photoresist layer such that openings in the photoresist layer overlap portions of both the conductor and the intra-layer dielectric, etching the inorganic dielectric and then concurrently stripping the photoresist and anisotropically etching the organic polymer intra-layer dielectric. A second conductor is typically deposited into the via opening so as to form an electrical connection to the first conductor. A silicon based insulator containing an organic polymer can alternatively be used to form the intra-layer dielectric.Type: GrantFiled: November 25, 1997Date of Patent: March 9, 1999Assignee: Intel CorporationInventors: Sychyi Fang, Chien Chiang, David B. Fraser
-
Patent number: 5861340Abstract: A method of forming a polycide thin film. First, a silicon layer is formed. Next, a thin barrier layer is formed on the first silicon layer. A second silicon layer is then formed on the barrier layer. Next, a metal layer is formed on the second silicon layer. The metal layer and the second silicon layer are then reacted together to form a silicide.Type: GrantFiled: February 15, 1996Date of Patent: January 19, 1999Assignee: Intel CorporationInventors: Gang Bai, David B. Fraser
-
Patent number: 5858843Abstract: A method of forming a field effect transistor structure for making semiconductor integrated circuits is disclosed. The method utilizes a novel processing sequence where the high temperature processing steps are carried out prior to the formation of the gate dielectric and gate electrode. The process sequence proceeds as follows: A mask patterned in replication of a to-be-formed gate is deposited onto a substrate. Then, a high temperature step of forming doped regions is performed. Then, a high temperature step of forming a silicide is performed. Next, a planarization material is deposited over the mask and is planarized. The mask is removed selectively to the planarization material to form an opening within the planarization material. The gate dielectric and gate electrode are formed within the opening.Type: GrantFiled: September 27, 1996Date of Patent: January 12, 1999Assignee: Intel CorporationInventors: Brian S. Doyle, David B. Fraser
-
Patent number: 5817572Abstract: A method for forming interconnections for semiconductor fabrication and semiconductor devices have such interconnections are described. A first patterned dielectric layer is formed over a semiconductor substrate and has a first opening filled with conductive material. Another patterned dielectric layer is formed over the first dielectric layer and has a second opening over at least a portion of the conductive material. The first patterned dielectric layer may serve as an etch-stop in patterning the other patterned dielectric layer. Also, a dielectric etch-stop layer may be formed over the first patterned dielectric layer and over the conductive material before the other patterned dielectric layer has been formed. This dielectric etch-stop layer may serve as an etch-stop in patterning the other patterned dielectric layer. The second opening exposes a portion of the dielectric etch-stop layer. The exposed portion of the dielectric etch-stop layer is removed.Type: GrantFiled: December 18, 1996Date of Patent: October 6, 1998Assignee: Intel CorporationInventors: Chien Chiang, David B. Fraser
-
Patent number: 5818092Abstract: A method of forming a polycide thin film. First, a silicon layer is formed. Next, a thin barrier layer is formed on the first silicon layer. A second silicon layer is then formed on the barrier layer. Next, a metal layer is formed on the second silicon layer. The metal layer and the second silicon layer are then reacted together to form a silicide.Type: GrantFiled: January 30, 1997Date of Patent: October 6, 1998Assignee: Intel CorporationInventors: Gang Bai, David B. Fraser
-
Patent number: 5783478Abstract: A novel, reliable, high performance MOS transistor with a composite gate electrode which is compatible with standard CMOS fabrication processes. The composite gate electrode comprises a polysilicon layer formed on a highly conductive layer. The composite gate electrode is formed on a gate insulating layer which is formed on a silicon substrate. A pair of source/drain regions are formed in the substrate and are self-aligned to the outside edges of the composite gate electrode.Type: GrantFiled: April 29, 1996Date of Patent: July 21, 1998Assignee: Intel CorporationInventors: Robert S. Chau, David B. Fraser, Kenneth C. Cadien, Gopal Raghavan, Leopoldo D. Yau
-
Patent number: 5739579Abstract: A method for forming interconnections for semiconductor fabrication and semiconductor devices have such interconnections are described. A first patterned dielectric layer is formed over a semiconductor substrate and has a first opening filed with conductive material. Another patterned dielectric layer is formed over the first dielectric layer and has a second opening over at least a portion of the conductive material. The first patterned dielectric layer may serve as an etch-stop in patterning the other patterned dielectric layer. Also, a dielectric etch-stop layer may be formed over the first patterned dielectric layer and over the conductive material before the other patterned dielectric layer has been formed. This dielectric etch-stop layer may serve as an etch-stop in patterning the other patterned dielectric layer. The second opening exposes a portion of the dielectric etch-stop layer. The exposed portion of the dielectric etch-stop layer is removed. The second opening is filled with conductive material.Type: GrantFiled: September 10, 1996Date of Patent: April 14, 1998Assignee: Intel CorporationInventors: Chien Chiang, David B. Fraser
-
Patent number: 5714418Abstract: An electrical interconnect structure comprising a diffusion barrier and a method of forming the structure over a semiconductor substrate. A bi-layer diffusion barrier is formed over the substrate. The barrier comprises a capturing layer beneath a blocking layer. The blocking layer is both thicker than the capturing layer and is unreactive with the capturing layer. A conductive layer, thicker than the blocking layer, is then formed over the barrier. While the conductive layer is unreactive with the blocking layer of the barrier, the conductive layer is reactive with the capturing layer of the barrier.Type: GrantFiled: November 8, 1995Date of Patent: February 3, 1998Assignee: Intel CorporationInventors: Gang Bai, David B. Fraser
-
Patent number: 5625217Abstract: A novel, reliable, high performance MOS transistor with a composite gate electrode which is compatible with standard CMOS fabrication processes. The composite gate electrode comprises a polysilicon layer formed on a highly conductive layer. The composite gate electrode is formed on a gate insulating layer which is formed on a silicon substrate. A pair of source/drain regions are formed in the substrate and are self-aligned to the outside edges of the composite gate electrode.Type: GrantFiled: February 2, 1995Date of Patent: April 29, 1997Assignee: Intel CorporationInventors: Robert S. Chau, David B. Fraser, Kenneth C. Cadien, Gopal Raghavan, Leopoldo D. Yau
-
Patent number: 5612254Abstract: A device and methods of forming an interconnection within a prepatterned channel in a semiconductor device are described. The present invention includes a method of forming an interconnect channel within a semiconductor device. A first dielectric layer is deposited over a substrate and patterned to form a contact opening that is subsequently filled with a contact plug. A second dielectric layer is deposited over the patterned first dielectric layer and the contact plug. The second dielectric layer is patterned to form the interconnect channel, wherein the first dielectric layer acts as an etch stop to prevent etching of the substrate. The present invention also includes a method of forming an interconnect. A dielectric layer is deposited over a substrate and patterned to form an interconnect chapel. A metal layer is deposited over the patterned dielectric layer and within the interconnect channel.Type: GrantFiled: June 29, 1992Date of Patent: March 18, 1997Assignee: Intel CorporationInventors: Xiao-Chun Mu, Srinivasan Sivaram, Donald S. Gardner, David B. Fraser
-
Patent number: 5536684Abstract: A process for the formation of a planar epitaxial cobalt silicide and for the formation of shallow conformal junctions for use in semiconductor processing. A cobalt silicide and titanium nitride bilayer is formed. The titanium nitride layer is chemically removed. Ions with or without a dopant are then implanted into the cobalt silicide layer. During the ion implantation, at least a portion of the cobalt silicide layer is transformed into an amorphous cobalt silicon mixture while the non-amorphous portion remains single crystal. If the ion implantation contains dopants, then after the implantation is completed, both the amorphous and non-amorphous portions of the cobalt silicide layer contain the dopants. The substrate is then annealed in either an ambient comprising a nitrogen gas or in an oxidizing ambient. During the anneal, the amorphous portion of the silicon substrate recrystallizes into a single crystal cobalt silicide layer.Type: GrantFiled: June 30, 1994Date of Patent: July 16, 1996Assignee: Intel CorporationInventors: M. Lawrence A. Dass, Peng Cheng, David B. Fraser
-
Patent number: 5350484Abstract: The present invention discloses a method for anisotropically etching metal interconnects in the fabrication of semiconductor devices, especially ULSI interconnects having high aspect ratios. A metal film is first deposited on the appropriate layer of a semiconductor substrate by techniques well-known in the art. A mask layer is deposited over the metal film with openings defined in the mask layer for patterning of the metal film. Ions are then introduced into an exposed region of the metal film to anisotropically form a converted layer of the metal film comprising compounds of the metal. The introduction of the ions into the metal film can be performed by conventional methods, such as through the use of a reactive ion etch system or an ion implantation system, or by any other method which anisotropically forms the metal compounds. The mask layer is then removed by conventional means to leave behind the metal film having a converted layer of metal compounds.Type: GrantFiled: September 8, 1992Date of Patent: September 27, 1994Assignee: Intel CorporationInventors: Donald S. Gardner, Xiao-Chun Mu, David B. Fraser
-
Patent number: 5047367Abstract: A process for the formation of a titanium nitride/cobalt silicide bilayer for use in semiconductor processing. Titanium and then cobalt are deposited on a silicon substrate by sputter deposition techniques. The substrate is then annealed. During this process the titanium first cleans the silicon surface of the substrate of any native oxide. During the anneal, the titanium diffuses upward and the cobalt diffuses downward. The cobalt forms a high quality epitaxial cobalt silicide layer on the silicon substrate. The titanium layer diffuses upward to the surface of the bilayer. The anneal is carried out in a nitrogen or ammonia ambient, so that a titaniun nitride layer is formed.Type: GrantFiled: June 8, 1990Date of Patent: September 10, 1991Assignee: Intel CorporationInventors: Chin-Shih Wei, David B. Fraser, Venkatesan Murali
-
Patent number: 4966868Abstract: A process which provides for self-aligned contact hole filling leading to complete planarization and low contact resistance at the same time, without the use of additional lithographic masking procedures is described. Further, the resultant conductive plug eliminates spiking problems between aluminum and silicon during a subsequent alloying process. In an embodiment, a selective polysilicon layer is deposited and appropriately doped; a second undoped selective silicon layer is then deposited, followed by a refractory metal layer, These layers are heated to produce a self-aligned refractory metal silicide plug.Type: GrantFiled: September 13, 1989Date of Patent: October 30, 1990Assignee: Intel CorporationInventors: Venkatesan Murali, Chih-Shih Wei, David B. Fraser
-
Patent number: 4465346Abstract: An image stabilized optical device including an objective lens, an eyepiece lens and a prism-composed, image erection system. The image erection system is disposed in the major optical axis of the device, and is gimballed for rotation about two axes normal to the major optical axis of the device.Type: GrantFiled: May 17, 1978Date of Patent: August 14, 1984Inventor: David B. Fraser
-
Patent number: 4407933Abstract: In a fabrication sequence for VLSI MOS devices, an advantageous alignment mark for a wafer to be directly processed by electron beam lithography is made of tantalum disilicide protected by a silicon nitride layer.Type: GrantFiled: June 11, 1981Date of Patent: October 4, 1983Assignee: Bell Telephone Laboratories, IncorporatedInventors: David B. Fraser, Roderick K. Watts
-
Patent number: 4400867Abstract: A method for simultaneously patterning-over field oxide, gate oxide, and sidewall oxide--high conductivity metal-silicide electrode metallization for semiconductor integrated circuits involves (1) formation of an unpatterned polycrystalline silicon (polysilicon) layer everywhere on the exposed surface of all the oxides, (2) formation of a patterned photoresist layer on the polysilicon layer, (3) deposition of a layer of the metal-silicide over all exposed surfaces, (4) removal of the patterned photoresist layer to lift off metal-silicide, and (5) oxidation of only exposed portions of the polysilicon layer to form silicon dioxide. The polysilicon layer can be originally doped, so that the doped silicon dioxide can then be removed (without removing undoped silicon dioxide) by means of an etchant which attacks the dopant.Type: GrantFiled: April 26, 1982Date of Patent: August 30, 1983Assignee: Bell Telephone Laboratories, IncorporatedInventor: David B. Fraser
-
Patent number: 4362597Abstract: It is known to deposit a refractory metal silicide on a polysilicon gate layer to form a low-resistivity composite structure. For VLSI MOS devices, very-high-resolution patterning of the composite structure is required. In accordance with this invention, a silicide pattern is formed on polysilicon by a lift-off technique. In turn, the patterned silicide is utilized as a mask for anisotropic etching of the underlying polysilicon. High-conductivity composite silicide-on-polysilicon gate structures for VLSI MOS devices are thereby achieved.Type: GrantFiled: January 19, 1981Date of Patent: December 7, 1982Assignee: Bell Telephone Laboratories, IncorporatedInventors: David B. Fraser, Eliezer Kinsbron, Frederick Vratny