Patents by Inventor David Deitcher
David Deitcher has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20230409759Abstract: Embodiments described herein may include apparatus, systems, techniques, or processes that are directed to access control mechanisms used to protect isolated memory regions. Embodiments described herein enable a distributed and efficient register structure enabling system providers to reduce cost and improve system performance while preventing malicious devices from accessing isolated memory regions. Isolated memory region access control registers are distributed through multiple access points or bridges but each may be optimized and minimized to allow fast and efficient access control. Other embodiments may be described and/or claimed.Type: ApplicationFiled: June 20, 2022Publication date: December 21, 2023Inventors: Boris Dolgunov, Maulik L. Dhada, William John Bainbridge, Siva Bhanu Krishna Boga, Ruben Daniel Varela Velasco, David Deitcher
-
Publication number: 20230092152Abstract: An embodiment of an integrated circuit may comprise a management controller and circuitry communicatively coupled to the management controller, the circuitry to apply two or more respective controls to statistical data from two or more respective data sources in accordance with respective configuration information for each data source, and store the statistical data in a memory in accordance with the applied two or more controls. Other embodiments are disclosed and claimed.Type: ApplicationFiled: September 23, 2021Publication date: March 23, 2023Applicant: Intel CorporationInventors: Ofir Shwartz, David Deitcher
-
Patent number: 8321686Abstract: A secure memory card with encryption capabilities comprises various life cycle states that allow for testing of the hardware and software of the card in certain of the states. The testing mechanisms are disabled in certain other of the states thus closing potential back doors to secure data and cryptographic keys. Controlled availability and generation of the keys required for encryption and decryption of data is such that even if back doors are accessed that previously encrypted data is impossible to decrypt and thus worthless even if a back door is found and maliciously pried open.Type: GrantFiled: December 22, 2005Date of Patent: November 27, 2012Assignees: SanDisk Technologies Inc., Discretix Technologies Ltd.Inventors: Micky Holtzman, Baruch Boris Cohen, Ron Barzilai, Hagai Bar-El, David Deitcher
-
Patent number: 8108691Abstract: A secure memory card with encryption capabilities comprises various life cycle states that allow for testing of the hardware and software of the card in certain of the states. The testing mechanisms are disabled in certain other of the states thus closing potential back doors to secure data and cryptographic keys. Controlled availability and generation of the keys required for encryption and decryption of data is such that even if back doors are accessed that previously encrypted data is impossible to decrypt and thus worthless even if a back door is found and maliciously pried open.Type: GrantFiled: December 22, 2005Date of Patent: January 31, 2012Assignees: SanDisk Technologies Inc., Discretix Technologies Ltd.Inventors: Micky Holtzman, Baruch Boris Cohen, Ron Barzilai, Hagai Bar-El, David Deitcher
-
Patent number: 7467304Abstract: Some demonstrative embodiments of the invention include a method, device and/or system of selectively allowing a host processor to access a host-executable code. A host apparatus may include, for example, a host processor; and a protected memory module comprising: a memory to maintain a host-executable code to be executed by the host processor; and a memory controller to authenticate the host-executable code, and to selectively allow the host processor to access the host-executable code based on an authenticity of the host-executable code. Other embodiments are described and claimed.Type: GrantFiled: June 22, 2006Date of Patent: December 16, 2008Assignee: Discretix Technologies Ltd.Inventors: Hagai Bar-El, David Deitcher, David Voschina, Eran Rippel
-
Publication number: 20070188183Abstract: A secure memory card with encryption capabilities comprises various life cycle states that allow for testing of the hardware and software of the card in certain of the states. The testing mechanisms are disabled in certain other of the states thus closing potential back doors to secure data and cryptographic keys. Controlled availability and generation of the keys required for encryption and decryption of data is such that even if back doors are accessed that previously encrypted data is impossible to decrypt and thus worthless even if a back door is found and maliciously pried open.Type: ApplicationFiled: December 22, 2005Publication date: August 16, 2007Inventors: Micky Holtzman, Baruch Cohen, Ron Barzilai, Hagai Bar-El, David Deitcher
-
Publication number: 20070180539Abstract: The throughput of the memory system is improved where data in a data stream is cryptographically processed by a circuit without involving intimately any controller. The data stream is preferably controlled so that it has a selected data source among a plurality of sources and a selected destination among a plurality of destinations, all without involving the controller. The cryptographic circuit may preferably be configured to enable the processing of multiple pages, selection of one or more cryptographic algorithms among a plurality of algorithms to encryption and/or decryption without involving a controller, and to process data cryptographically in multiple successive stages without involvement of the controller. For a memory system cryptographically processing data from multiple data streams in an interleaved manner, when a session is interrupted, security configuration information may be lost so that it may become impossible to continue the process when the session is resumed.Type: ApplicationFiled: December 20, 2005Publication date: August 2, 2007Inventors: Michael Holtzman, Baruch Cohen, David Deitcher, Hagai Bar-El, Aviram Yeruchami
-
Publication number: 20060294513Abstract: Some demonstrative embodiments of the invention include a method, device and/or system of selectively allowing a host processor to access a host-executable code. A host apparatus may include, for example, a host processor; and a protected memory module comprising: a memory to maintain a host-executable code to be executed by the host processor; and a memory controller to authenticate the host-executable code, and to selectively allow the host processor to access the host-executable code based on an authenticity of the host-executable code. Other embodiments are described and claimed.Type: ApplicationFiled: June 22, 2006Publication date: December 28, 2006Inventors: Hagai Bar-El, David Deitcher, David Voschina, Yoav Weiss, Eran Rippel
-
Publication number: 20060262928Abstract: Some demonstrative embodiments of the invention include a method, device and/or system to encrypt and/or decrypt data. In one demonstrative embodiment, the device may include, for example, a storage; and an encryption/decryption module to: receive externally-encrypted data to be stored in the storage, wherein the externally-encrypted data is encrypted using an external key; decrypt the externally-encrypted data using the external key to generate decrypted data; and encrypt the decrypted data using a securely maintained internal key to generate internally-encrypted data. Other embodiments are described and claimed.Type: ApplicationFiled: May 22, 2006Publication date: November 23, 2006Inventors: Hagai Bar-El, Aviram Yeruchami, David Deitcher
-
Publication number: 20060242429Abstract: The throughput of the memory system is improved where data in a data stream is cryptographically processed by a circuit without involving intimately any controller. The data stream is preferably controlled so that it has a selected data source among a plurality of sources and a selected destination among a plurality of destinations, all without involving the controller. The cryptographic circuit may preferably be configured to enable the processing of multiple pages, selection of one or more cryptographic algorithms among a plurality of algorithms to encryption and/or decryption without involving a controller, and to process data cryptographically in multiple successive stages without involvement of the controller. For a memory system cryptographically processing data from multiple data streams in an interleaved manner, when a session is interrupted, security configuration information may be lost so that it may become impossible to continue the process when the session is resumed.Type: ApplicationFiled: December 20, 2005Publication date: October 26, 2006Inventors: Michael Holtzman, Baruch Cohen, David Deitcher, Hagai Bar-EL, Aviram Yeruchami
-
Publication number: 20060176068Abstract: A secure memory card with encryption capabilities comprises various life cycle states that allow for testing of the hardware and software of the card in certain of the states. The testing mechanisms are disabled in certain other of the states thus closing potential back doors to secure data and cryptographic keys. Controlled availability and generation of the keys required for encryption and decryption of data is such that even if back doors are accessed that previously encrypted data is impossible to decrypt and thus worthless even if a back door is found and maliciously pried open.Type: ApplicationFiled: December 22, 2005Publication date: August 10, 2006Inventors: Micky Holtzman, Baruch Cohen, Ron Barzilai, Hagai Bar-El, David Deitcher
-
Patent number: 6928599Abstract: Decoding an encoded block of data is accomplished by partitioning the block into a first and a second sub-block and performing forward and backward iterative calculations on the sub-blocks in separate processes. Based on results of the iterative calculations an output matrix may be calculated for each sub-block. The outputs may be combined.Type: GrantFiled: December 5, 2001Date of Patent: August 9, 2005Assignee: Intel CorporationInventors: Ophir Edlis, Sharon Levy, Erez Schwartz, Gadi Mazuz, David Deitcher, Noam Mizrahi
-
Publication number: 20030106007Abstract: Decoding an encoded block of data may be accomplished by partitioning the block into a first and a second sub-block and performing forward and backward iterative calculations on the sub-blocks in separate processes. Based on results of the iterative calculations an output matrix may be calculated for each sub-block. The outputs may be combined.Type: ApplicationFiled: December 5, 2001Publication date: June 5, 2003Inventors: Ophir Edlis, Sharon Levy, Erez Schwartz, Gadi Mazuz, David Deitcher, Noam Mizrahi
-
Patent number: 5535357Abstract: A flash memory system having a controller and a flash memory device for providing BIOS, operating system and user storage capabilities is provided. According to exemplary embodiments of the present invention, flash memory systems can be designed as integrated circuit packages which are pin compatible with conventional ROM BIOS chips so that existing systems can be readily upgraded without extensive modifications.Type: GrantFiled: June 5, 1995Date of Patent: July 9, 1996Assignee: M-Systems Flash Disk Pioneers Ltd.Inventors: Dov Moran, Rony Levy, David Deitcher, Arie Mergui, Amir Ban, Anatoly Yurtsev
-
Patent number: 5519843Abstract: A flash memory system having a controller and a flash memory device for providing BIOS, operating system and user storage capabilities is described. According to exemplary embodiments of the present invention, flash memory systems can be designed as integrated circuit packages which are pin compatible with conventional ROM BIOS chips so that existing systems can be readily upgraded without extensive modifications.Type: GrantFiled: March 15, 1993Date of Patent: May 21, 1996Assignee: M-SystemsInventors: Dov Moran, Rony Levy, David Deitcher, Arie Mergui, Amir Ban, Anatoly Yurtsev