Patents by Inventor David Hall Whitney
David Hall Whitney has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9729140Abstract: Apparatus and methods to increase the range of a signal processing circuit. A system uses floating bias circuits coupled to a signal processing circuit to increase the range of power supplies that can be used with the signal processing circuit, while maintaining the components of the signal processing circuit within a breakdown voltage threshold. As the voltage level of the data signal varies, the voltage level of the floating bias circuits varies as well.Type: GrantFiled: March 5, 2014Date of Patent: August 8, 2017Assignee: Analog Devices, Inc.Inventors: JoAnn Close, Jennifer W. Pierdomenico, David Hall Whitney
-
Publication number: 20150256170Abstract: Apparatus and methods to increase the range of a signal processing circuit. A system uses floating bias circuits coupled to a signal processing circuit to increase the range of power supplies that can be used with the signal processing circuit, while maintaining the components of the signal processing circuit within a breakdown voltage threshold. As the voltage level of the data signal varies, the voltage level of the floating bias circuits varies as well.Type: ApplicationFiled: March 5, 2014Publication date: September 10, 2015Applicant: Analog Devices, Inc.Inventors: JoAnn Close, John W. Pierdomenico, David Hall Whitney
-
Patent number: 8772091Abstract: Apparatus and methods for electronic circuit protection under high stress operating conditions are provided. In one embodiment, an apparatus includes a substrate having a first p-well, a second p-well adjacent the first p-well, and an n-type region separating the first and second p-wells. An n-type active area is over the first p-well and a p-type active area is over the second p-well. The n-type and p-type active areas are electrically connected to a cathode and anode of a high reverse blocking voltage (HRBV) device, respectively. The n-type active area, the first p-well and the n-type region operate as an NPN bipolar transistor and the second p-well, the n-type region, and the first p-well operate as a PNP bipolar transistor. The NPN bipolar transistor defines a relatively low forward trigger voltage of the HRBV device and the PNP bipolar transistor defines a relatively high reverse breakdown voltage of the HRBV device.Type: GrantFiled: August 14, 2013Date of Patent: July 8, 2014Assignee: Analog Devices, Inc.Inventors: Javier A Salcedo, David Hall Whitney
-
Patent number: 8766898Abstract: A multi-channel circuit includes a first-channel circuit configured to receive a digital input and a second-channel output voltage, and to generate a first-channel output voltage as a function of the received digital input and second-channel output voltage.Type: GrantFiled: August 26, 2008Date of Patent: July 1, 2014Assignee: Analog Devices, Inc.Inventors: Iliana Fujimori Chen, David Hall Whitney
-
Publication number: 20130330884Abstract: Apparatus and methods for electronic circuit protection under high stress operating conditions are provided. In one embodiment, an apparatus includes a substrate having a first p-well, a second p-well adjacent the first p-well, and an n-type region separating the first and second p-wells. An n-type active area is over the first p-well and a p-type active area is over the second p-well. The n-type and p-type active areas are electrically connected to a cathode and anode of a high reverse blocking voltage (HRBV) device, respectively. The n-type active area, the first p-well and the n-type region operate as an NPN bipolar transistor and the second p-well, the n-type region, and the first p-well operate as a PNP bipolar transistor. The NPN bipolar transistor defines a relatively low forward trigger voltage of the HRBV device and the PNP bipolar transistor defines a relatively high reverse breakdown voltage of the HRBV device.Type: ApplicationFiled: August 14, 2013Publication date: December 12, 2013Applicant: Analog Devices, Inc.Inventors: Javier A. Salcedo, David Hall Whitney
-
Patent number: 8592860Abstract: Apparatus and methods for electronic circuit protection under high stress operating conditions are provided. In one embodiment, an apparatus includes a substrate having a first p-well, a second p-well adjacent the first p-well, and an n-type region separating the first and second p-wells. An n-type active area is over the first p-well and a p-type active area is over the second p-well. The n-type and p-type active areas are electrically connected to a cathode and anode of a high reverse blocking voltage (HRBV) device, respectively. The n-type active area, the first p-well and the n-type region operate as an NPN bipolar transistor and the second p-well, the n-type region, and the first p-well operate as a PNP bipolar transistor. The NPN bipolar transistor defines a relatively low forward trigger voltage of the HRBV device and the PNP bipolar transistor defines a relatively high reverse breakdown voltage of the HRBV device.Type: GrantFiled: February 11, 2011Date of Patent: November 26, 2013Assignee: Analog Devices, Inc.Inventors: Javier A Salcedo, David Hall Whitney
-
Publication number: 20120205714Abstract: Apparatus and methods for electronic circuit protection under high stress operating conditions are provided. In one embodiment, an apparatus includes a substrate having a first p-well, a second p-well adjacent the first p-well, and an n-type region separating the first and second p-wells. An n-type active area is over the first p-well and a p-type active area is over the second p-well. The n-type and p-type active areas are electrically connected to a cathode and anode of a high reverse blocking voltage (HRBV) device, respectively. The n-type active area, the first p-well and the n-type region operate as an NPN bipolar transistor and the second p-well, the n-type region, and the first p-well operate as a PNP bipolar transistor. The NPN bipolar transistor defines a relatively low forward trigger voltage of the HRBV device and the PNP bipolar transistor defines a relatively high reverse breakdown voltage of the HRBV device.Type: ApplicationFiled: February 11, 2011Publication date: August 16, 2012Applicant: Analog Devices, Inc.Inventors: Javier A. Salcedo, David Hall Whitney
-
Patent number: 7609112Abstract: A circuit includes a pair of input transistors configured as a differential pair and having input terminals configured to receive an input voltage. The circuit also includes a first current source connected to and configured to provide a first tail current to the pair of input transistors, the first tail current being a class-A current having a non-zero quiescent value. The circuit also includes a second current source connected to and configured to provide a second tail current to the pair of input transistors, the second tail current being a class-B current having a zero quiescent value and a non-zero non-quiescent value. The second current source is configured to provide the second tail current as a function of the input voltage.Type: GrantFiled: April 17, 2008Date of Patent: October 27, 2009Assignee: Analog Devices, Inc.Inventors: Rikky Muller, David Hall Whitney
-
Publication number: 20090195313Abstract: A circuit includes a pair of input transistors configured as a differential pair and having input terminals configured to receive an input voltage. The circuit also includes a first current source connected to and configured to provide a first tail current to the pair of input transistors, the first tail current being a class-A current having a non-zero quiescent value. The circuit also includes a second current source connected to and configured to provide a second tail current to the pair of input transistors, the second tail current being a class-B current having a zero quiescent value and a non-zero non-quiescent value. The second current source is configured to provide the second tail current as a function of the input voltage.Type: ApplicationFiled: April 17, 2008Publication date: August 6, 2009Inventors: Rikky MULLER, David Hall WHITNEY
-
Publication number: 20090195533Abstract: A multi-channel circuit includes a first-channel circuit configured to receive a digital input and a second-channel output voltage, and to generate a first-channel output voltage as a function of the received digital input and second-channel output voltage.Type: ApplicationFiled: August 26, 2008Publication date: August 6, 2009Applicant: ANALOG DEVICES, INC.Inventors: Iliana Fujimori CHEN, David Hall WHITNEY
-
Patent number: 6816014Abstract: A low quiescent power class AB current mirror circuit includes a first input transistor for receiving an input current and a second output transistor for providing an output current; the first and second transistors having bases connected together; and a first current supply for sinking current from the bases in response to a decrease in input current to lower the quiescent point of the transistors.Type: GrantFiled: June 2, 2003Date of Patent: November 9, 2004Assignee: Analog Devices, Inc.Inventors: David Hall Whitney, Chau Cuong Tran
-
Publication number: 20030201831Abstract: A low quiescent power class AB current mirror circuit includes a first input transistor for receiving an input current and a second output transistor for providing an output current; the first and second transistors having bases connected together; and a first current supply for sinking current from the bases in response to a decrease in input current to lower the quiescent point of the transistors.Type: ApplicationFiled: June 2, 2003Publication date: October 30, 2003Inventors: David Hall Whitney, Chau Cuong Tran
-
Patent number: 6573795Abstract: A low quiescent power class AB current mirror circuit includes a first input transistor for receiving an input current and a second output transistor for providing an output current; the first and second transistors having bases connected together; and a first current supply for sinking current from the bases in response to a decrease in input current to lower the quiescent point of the transistors.Type: GrantFiled: November 8, 2001Date of Patent: June 3, 2003Assignee: Analog Devices, Inc.Inventors: David Hall Whitney, Chau Cuong Tran
-
Publication number: 20020180531Abstract: A low quiescent power class AB current mirror circuit includes a first input transistor for receiving an input current and a second output transistor for providing an output current; the first and second transistors having bases connected together; and a first current supply for sinking current from the bases in response to a decrease in input current to lower the quiescent point of the transistors.Type: ApplicationFiled: November 8, 2001Publication date: December 5, 2002Inventors: David Hall Whitney, Chau Cuong Tran