Patents by Inventor David L. Thomas
David L. Thomas has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7738249Abstract: An electrical assembly which includes a circuitized substrate including a first plurality of dielectric and electrically conductive circuit layers alternatively oriented in a stacked orientation, a thermal cooling structure bonded to one of the dielectric layers and at least one electrical component mounted on the circuitized substrate. The circuitized substrate includes a plurality of electrically conductive and thermally conductive thru-holes located therein, selected ones of the thermally conductive thru-holes thermally coupled to the electrical component(s) and extending through the first plurality of dielectric and electrically conductive circuit layers and being thermally coupled to the thermal cooling structure, each of these selected ones of thermally conductive thru-holes providing a thermal path from the electrical component to the thermal cooling structure during assembly operation.Type: GrantFiled: October 25, 2007Date of Patent: June 15, 2010Assignee: Endicott Interconnect Technologies, Inc.Inventors: Benson Chan, Frank D. Egitto, How T. Lin, Roy H. Magnuson, Voya R. Markovich, David L. Thomas
-
Patent number: 7679005Abstract: A circuitized substrate in which selected ones of the signal conductors are substantially surrounded by shielding members which shield the conductors during passage of high frequency signals, e.g., to reduce noise. The shielding members may form solid members which lie parallel and/or perpendicular to the signal conductors, and may also be substantially cylindrical in shape to surround a conductive thru-hole which also forms part of the substrate. An electrical assembly and an information handling system are also defined.Type: GrantFiled: April 11, 2006Date of Patent: March 16, 2010Assignee: Endicott Interconnect Technologies, Inc.Inventors: Benson Chan, Frank D. Egitto, Roy H. Magnuson, Voya R. Markovich, David L. Thomas
-
Publication number: 20090186045Abstract: The invention provides consensus sequences for hepatitis C virus 1a and 1b. Also provided are non-synonymous changes for each residue of the consensus sequences. These sequences are useful as compositions or vaccines for prophylactic use or treating HCV-infected individuals. Also provided are methods for lessening the chances for a HCV-infected individual to enter a chronic phase of infection and methods of diagnosing an individual with HCV 1a or HCV 1b infection.Type: ApplicationFiled: January 31, 2006Publication date: July 23, 2009Inventors: Stuart C. Ray, Andrea L. Cox, David L. Thomas
-
Patent number: 7530167Abstract: A method of making a printed circuit board in which the board includes a common power plane having dielectric layers on opposing sides thereof and a signal layer on each of said dielectric layers, each signal layer comprising a plurality of substantially parallel signal lines running in substantially similar directions across said signal layers. Predetermined portions of the signal lines in one signal layer are aligned relative to and also parallel to corresponding signal lines in the other signal layer, with the power plane being located between these portions. Through hole connections are provided between selected signal lines in the two layers, these occurring through clearance holes in the power plane so as to be isolated therefrom.Type: GrantFiled: December 6, 2006Date of Patent: May 12, 2009Assignee: Endicott Interconnect Technologies, Inc.Inventors: John M. Lauffer, Voya R. Markovich, James J. McNamara, Jr., David L. Thomas
-
Publication number: 20090109624Abstract: An electrical assembly which includes a circuitized substrate including a first plurality of dielectric and electrically conductive circuit layers alternatively oriented in a stacked orientation, a thermal cooling structure bonded to one of the dielectric layers and at least one electrical component mounted on the circuitized substrate. The circuitized substrate includes a plurality of electrically conductive and thermally conductive thru-holes located therein, selected ones of the thermally conductive thru-holes thermally coupled to the electrical component(s) and extending through the first plurality of dielectric and electrically conductive circuit layers and being thermally coupled to the thermal cooling structure, each of these selected ones of thermally conductive thru-holes providing a thermal path from the electrical component to the thermal cooling structure during assembly operation.Type: ApplicationFiled: October 25, 2007Publication date: April 30, 2009Applicant: Endicott Interconnect Technologies, Inc.Inventors: Benson Chan, Frank D. Egitto, How T. Lin, Roy H. Magnuson, Voya R. Markovich, David L. Thomas
-
Patent number: 7508076Abstract: An information handling system which includes as part thereof a circuitized substrate comprising a first layer comprised of a dielectric material including a resin material including a predetermined quantity of particles therein and not including continuous fibers, semi-continuous fibers or the like as part thereof, and at least one circuitized layer positioned on the dielectric first layer.Type: GrantFiled: February 10, 2006Date of Patent: March 24, 2009Assignee: Endicott Interconnect Technologies, Inc.Inventors: Robert Japp, Voya Markovich, Cheryl Palomaki, Kostas Papathomas, David L. Thomas
-
Patent number: 7500306Abstract: A method of forming an electrical structure that includes a complex power-signal (CPS) substructure. The CPS substructure is formed and tested to determine whether the CPS substructure satisfies electrical performance acceptance requirements. The testing includes testing for electrical shorts, electrical opens, erroneous impedances, and electrical signal delay. If the CPS substructure passes the testes, then a dielectric-metallic (DM) laminate is formed on an external surface of the CPS substructure. The DM laminate includes an alternating sequence of an equal number N of dielectric layers and metallic layers such that a first dielectric layer of the N dielectric layers is formed on an external surface of the CPS substructure. N is at least 2. A multilevel conductive via is formed through the DM laminate and is electrically coupled to a metal layer of the CPS substructure.Type: GrantFiled: August 5, 2004Date of Patent: March 10, 2009Assignee: International Business Machines CorporationInventors: Karen Carpenter, Voya R. Markovich, David L. Thomas
-
Patent number: 7478472Abstract: A method of making a circuitized substrate in which at least one signal line used therein is shielded by a pair of opposingly positioned ground lines which in turn are electrically coupled to a ground plane located beneath the signal and ground lines and separated therefrom by a common interim dielectric layer. The substrate may form part of a larger structure such as a PCB, chip carrier or the like.Type: GrantFiled: May 9, 2006Date of Patent: January 20, 2009Assignee: Endicott Interconnect Technologies, Inc.Inventors: John M. Lauffer, Voya Markovich, Corey Seastrand, David L. Thomas
-
Patent number: 7416996Abstract: A method of making a circuitized substrate comprising a first layer comprised of a dielectric material including a resin material including a predetermined quantity of particles therein and not including continuous fibers, semi-continuous fibers or the like as part thereof, and at least one circuitized layer positioned on the dielectric first layer.Type: GrantFiled: February 9, 2006Date of Patent: August 26, 2008Assignee: Endicott Interconnect Technologies, Inc.Inventors: Robert Japp, Voya Markovich, Cheryl Palomaki, Kostas Papathomas, David L. Thomas
-
Patent number: 7326643Abstract: A method of making circuitized substrate comprised of at least one dielectric material having an electrically conductive pattern thereon. At least part of the pattern is used as the first layer of an organic memory device which further includes at least a second dielectric layer over the pattern and a second pattern aligned with respect to the lower part for achieving several points of contact to thus form the device.Type: GrantFiled: June 12, 2007Date of Patent: February 5, 2008Assignee: Endicott Interconnect Technologies, Inc.Inventors: Subahu D. Desai, How T. Lin, John M. Lauffer, Voya R. Markovich, David L. Thomas
-
Patent number: 7253502Abstract: A circuitized substrate comprised of at least one dielectric material having an electrically conductive pattern thereon. At least part of the pattern is used as the first layer of an organic memory device which further includes at least a second dielectric layer over the pattern and a second pattern aligned with respect to the lower part for achieving several points of contact to thus form the device. The substrate is preferably combined with other dielectric-circuit layered assemblies to form a multilayered substrate on which can be positioned discrete electronic components (e.g., a logic chip) coupled to the internal memory device to work in combination therewith. An electrical assembly capable of using the substrate is also provided, as is an information handling system adapted for using one or more such electrical assemblies as part thereof.Type: GrantFiled: July 28, 2004Date of Patent: August 7, 2007Assignee: Endicott Interconnect Technologies, Inc.Inventors: Subahu D. Desai, How T. Lin, John M. Lauffer, Voya R. Markovich, David L. Thomas
-
Patent number: 7250330Abstract: A method of making an electronic package is described, wherein a substrate is provided with a pattern of conductive pads and a portion of solder positioned on selected ones of the pattern of copper pads. The solder is then reflowed to form partial hemispherically shaped caps on the selected copper pads. The partial hemispherically shaped caps are then coated with a solder flux. A thin semiconductor chip with a pattern of conductive elements, corresponding to partial hemispherically shaped capped pads, is then positioned on the substrate so that the conductive elements of the thin semiconductor chip substantially line up with the partial hemispherically shaped capped pads of the substrate. The solder is then heated to reflow temperature and an electrical couple is formed between the thin semiconductor chip and the substrate.Type: GrantFiled: October 29, 2002Date of Patent: July 31, 2007Assignee: International Business Machines CorporationInventors: David L. Thomas, Charles G. Woychik
-
Patent number: 7209368Abstract: A circuitized substrate in which at least one signal line used therein is shielded by a pair of opposingly positioned ground lines which in turn are electrically coupled to a ground plane located beneath the signal and ground lines and separated therefrom by a common interim dielectric layer. An electrical assembly including the circuitized substrate as part thereof and a method of making the circuitized substrate are also included. The substrate may form part of a larger structure such as a PCB, chip carrier or the like.Type: GrantFiled: March 3, 2004Date of Patent: April 24, 2007Assignee: Endicott Interconnect Technologies, Inc.Inventors: John M. Lauffer, Voya Markovich, Corey Seastrand, David L. Thomas
-
Patent number: 7176383Abstract: A printed circuit board and a method of making same in which the board includes a common power plane having dielectric layers on opposing sides thereof and a signal layer on each of said dielectric layers, each signal layer comprising a plurality of substantially parallel signal lines running in substantially similar directions across said signal layers. Predetermined portions of the signal lines in one signal layer are aligned relative to and also parallel to corresponding signal lines in the other signal layer, with the power plane being located between these portions. Through hole connections are provided between selected signal lines in the two layers, these occurring through clearance holes in the power plane so as to be isolated therefrom.Type: GrantFiled: December 22, 2003Date of Patent: February 13, 2007Assignee: Endicott Interconnect Technologies, Inc.Inventors: John M. Lauffer, Voya R. Markovich, James J. McNamara, Jr., David L. Thomas
-
Patent number: 7175481Abstract: A pass-through electrical connector assembly with a body having at least one through-hole formed therein. A pin is forced into the through-hole and held by the body. The pin has a shank with opposed ends, each with a blind hole to receive a wire and a solid center portion that seals the wires and the pin. The pin has a tip with a barb at one end and a head with a shoulder at the other end which captures the pin in the body after the pin is forced into the through-hole when the shoulder engages the body. The shank has a circumferential surface that is press-fit within the through-hole to form a seal between the pin and the body. The body can then be sealed to a mating flange of a fluid-holding tank.Type: GrantFiled: November 1, 2005Date of Patent: February 13, 2007Assignee: Walbro Engine Management, L.L.C.Inventors: Kenneth J. Cotton, Jeffrey D. Hanby, Kevin L. Israelson, Roger N. Smith, David L. Thomas
-
Patent number: 7152319Abstract: A multilayered PCB including two multilayered portions, one of these able to electrically connect electronic components mounted on the PCB to assure high frequency connections therebetween. The PCB further includes a conventional PCB portion to reduce costs while assuring a structure having a satisfactory overall thickness for use in the PCB field. Coupling is also possible to the internal portion from these components. Methods of making these structures have also been provided.Type: GrantFiled: March 30, 2004Date of Patent: December 26, 2006Assignee: Endicott Interconnect Technologies, Inc.Inventors: Benson Chan, John M. Lauffer, How T. Lin, Voya R. Markovich, David L. Thomas
-
Patent number: 7078816Abstract: A circuitized substrate comprising a first layer comprised of a dielectric material including a resin material including a predetermined quantity of particles therein and not including continuous fibers, semi-continuous fibers or the like as part thereof, and at least one circuitized layer positioned on the dielectric first layer. An electrical assembly and a method of making the substrate is also provided, as is a circuitized structure including the circuitized substrate in combination with other circuitized substrates having lesser dense thru-hole patterns. An information handling system incorporating the circuitized substrate of the invention as part thereof is also provided.Type: GrantFiled: March 31, 2004Date of Patent: July 18, 2006Assignee: Endicott Interconnect Technologies, Inc.Inventors: Robert Japp, Voya Markovich, Cheryl Palomaki, Kostas Papathomas, David L. Thomas
-
Patent number: 7045897Abstract: An electrical assembly which includes a circuitized substrate comprised of an organic dielectric material having a first electrically conductive pattern thereon. At least part of the dielectric layer and pattern form the first, base portion of an organic memory device, the remaining portion being a second, polymer layer formed over the part of the pattern and a second conductive circuit formed on the polymer layer. A second dielectric layer if formed over the second conductive circuit and first circuit pattern to enclose the organic memory device. The device is electrically coupled to a first electrical component through the second dielectric layer and this first electrical component is electrically coupled to a second electrical component. A method of making the electrical assembly is also provided, as is an information handling system adapted for using one or more such electrical assemblies as part thereof.Type: GrantFiled: July 28, 2004Date of Patent: May 16, 2006Assignee: Endicott Interconnect Technologies, Inc.Inventors: Frank D. Egitto, John M. Lauffer, How T. Lin, Voya R. Markovich, David L. Thomas
-
Patent number: 6976732Abstract: Modular convertible furniture systems include a pair of similar open-ended box frame assemblies which are nestable one within the other. A pair of slotted support rails are attached pivotally at respective opposing corners of one of the box frame assemblies so as to be movable between raised and lowered positions. When in a raised position, the rails provide a support for a solid board plank thereby becoming a seat back (e.g., for a chair, love seat, or sofa-type arrangement). When the rails are in a lowered position substantially parallel to the ground, the two box frame assemblies may be oriented back-to-back so as to provide a support for a mattress thereby converting the structure into a bed arrangement, for example. The box frame assemblies can be positioned on different sides and ends thereby allowing formation of tables and/or shelving as may be desired.Type: GrantFiled: May 3, 2004Date of Patent: December 20, 2005Inventors: David L. Thomas, Mark D. Thomas
-
Patent number: RE41182Abstract: A pass-through electrical connector assembly with a body having at least one through-hole formed therein. A pin is forced into the through-hole and held by the body. The pin has a shank with opposed ends, each with a blind hole to receive a wire and a solid center portion that seals the wires and the pin. The pin has a tip with a barb at one end and a head with a shoulder at the other end which captures the pin in the body after the pin is forced into the through-hole when the shoulder engages the body. The shank has a circumferential surface that is press-fit within the through-hole to form a seal between the pin and the body. The body can then be sealed to a mating flange of a fluid-holding tank.Type: GrantFiled: October 18, 2007Date of Patent: March 30, 2010Assignee: Walbro Engine Management, L.L.C.Inventors: Kenneth J. Cotton, Jeffrey D. Hanby, Kevin L. Israelson, Roger N. Smith, David L. Thomas