Patents by Inventor David N. Suggs
David N. Suggs has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20230195517Abstract: A multi-cycle scheduler for a processor includes early wake circuitry, late wake circuitry, and picker circuitry. In a first cycle of a clock, the early wake circuitry speculatively identifies child micro-operations as ready whose dependencies are satisfied by a set of ready parent micro-operations. In a second cycle of the clock, the picker circuitry picks at least one of the child micro-operations identified as ready for issue to execution circuitry. In addition, the late wake circuitry blocks from issue at least one picked child micro-operation speculatively identified as ready upon determining that a respective parent micro-operation did not issue to execution circuitry.Type: ApplicationFiled: December 22, 2021Publication date: June 22, 2023Inventor: David N. Suggs
-
Patent number: 11048506Abstract: A system and method for tracking stores and loads to reduce load latency when forming the same memory address by bypassing a load store unit within an execution unit is disclosed. Store-load pairs which have a strong history of store-to-load forwarding are identified. Once identified, the load is memory renamed to the register stored by the store. The memory dependency predictor may also be used to detect loads that are dependent on a store but cannot be renamed. In such a configuration, the dependence is signaled to the load store unit and the load store unit uses the information to issue the load after the identified store has its physical address.Type: GrantFiled: June 24, 2019Date of Patent: June 29, 2021Assignee: ADVANCED MICRO DEVICES, INC.Inventors: Krishnan V. Ramani, Kai Troester, Frank C. Galloway, David N. Suggs, Michael D. Achenbach, Betty Ann McDaniel, Marius Evers
-
Publication number: 20200225956Abstract: A system and method for using an operation (op) cache is disclosed. The system and method include an op cache for caching previously decoded instructions. The op cache includes a plurality of physically indexed and tagged instructions allowing sharing of instructions between threads. The op cache is chained through multiple ways allowing service of a plurality of instructions in a cache line. The op cache is stored between a shared operation storage and immediate/displacement storage to maximize capacity.Type: ApplicationFiled: March 30, 2020Publication date: July 16, 2020Applicant: Advanced Micro Devices, Inc.Inventor: David N. Suggs
-
Patent number: 10606599Abstract: A system and method for using an operation (op) cache is disclosed. The system and method include an op cache for caching previously decoded instructions. The op cache includes a plurality of physically indexed and tagged instructions allowing sharing of instructions between threads. The op cache is chained through multiple ways allowing service of a plurality of instructions in a cache line. The op cache is stored between a shared operation storage and immediate/displacement storage to maximize capacity.Type: GrantFiled: December 9, 2016Date of Patent: March 31, 2020Assignee: ADVANCED MICRO DEVICES, INC.Inventor: David N. Suggs
-
Publication number: 20190310845Abstract: A system and method for tracking stores and loads to reduce load latency when forming the same memory address by bypassing a load store unit within an execution unit is disclosed. Store-load pairs which have a strong history of store-to-load forwarding are identified. Once identified, the load is memory renamed to the register stored by the store. The memory dependency predictor may also be used to detect loads that are dependent on a store but cannot be renamed. In such a configuration, the dependence is signaled to the load store unit and the load store unit uses the information to issue the load after the identified store has its physical address.Type: ApplicationFiled: June 24, 2019Publication date: October 10, 2019Applicant: Advanced Micro Devices, Inc.Inventors: Krishnan V. Ramani, Kai Troester, Frank C. Galloway, David N. Suggs, Michael D. Achenbach, Betty Ann McDaniel, Marius Evers
-
Patent number: 10331357Abstract: A system and method for tracking stores and loads to reduce load latency when forming the same memory address by bypassing a load store unit within an execution unit is disclosed. The system and method include storing data in one or more memory dependent architectural register numbers (MdArns), allocating the one or more MdArns to a MEMFILE, writing the allocated one or more MdArns to a map file, wherein the map file contains a MdArn map to enable subsequent access to an entry in the MEMFILE, upon receipt of a load request, checking a base, an index, a displacement and a match/hit via the map file to identify an entry in the MEMFILE and an associated store, and on a hit, providing the entry responsive to the load request from the one or more MdArns.Type: GrantFiled: December 15, 2016Date of Patent: June 25, 2019Assignee: ADVANCED MICRO DEVICES, INC.Inventors: Betty Ann McDaniel, Michael D. Achenbach, David N. Suggs, Frank C. Galloway, Kai Troester, Krishnan V. Ramani
-
Publication number: 20180165096Abstract: A system and method for using an operation (op) cache is disclosed. The system and method include an op cache for caching previously decoded instructions. The op cache includes a plurality of physically indexed and tagged instructions allowing sharing of instructions between threads. The op cache is chained through multiple ways allowing service of a plurality of instructions in a cache line. The op cache is stored between a shared operation storage and immediate/displacement storage to maximize capacity.Type: ApplicationFiled: December 9, 2016Publication date: June 14, 2018Applicant: Advanced Micro Devices, Inc.Inventor: David N. Suggs
-
Publication number: 20180052613Abstract: A system and method for tracking stores and loads to reduce load latency when forming the same memory address by bypassing a load store unit within an execution unit is disclosed. The system and method include storing data in one or more memory dependent architectural register numbers (MdArns), allocating the one or more MdArns to a MEMFILE, writing the allocated one or more MdArns to a map file, wherein the map file contains a MdArn map to enable subsequent access to an entry in the MEMFILE, upon receipt of a load request, checking a base, an index, a displacement and a match/hit via the map file to identify an entry in the MEMFILE and an associated store, and on a hit, providing the entry responsive to the load request from the one or more MdArns.Type: ApplicationFiled: December 15, 2016Publication date: February 22, 2018Applicant: Advanced Micro Devices, Inc.Inventors: Betty Ann McDaniel, Michael D. Achenbach, David N. Suggs, Frank C. Galloway, Kai Troester, Krishnan V. Ramani
-
Patent number: 9710276Abstract: In a normal, non-loop mode a uOp buffer receives and stores for dispatch the uOps generated by a decode stage based on a received instruction sequence. In response to detecting a loop in the instruction sequence, the uOp buffer is placed into a loop mode whereby, after the uOps associated with the loop have been stored at the uOp buffer, storage of further uOps at the buffer is suspended. To execute the loop, the uOp buffer repeatedly dispatches the uOps associated with the loop's instructions until the end condition of the loop is met and the uOp buffer exits the loop mode.Type: GrantFiled: November 9, 2012Date of Patent: July 18, 2017Assignee: Advanced Micro Devices, Inc.Inventors: David N. Suggs, Luke Yen, Steven Beigelmacher
-
Publication number: 20140136822Abstract: In a normal, non-loop mode a uOp buffer receives and stores for dispatch the uOps generated by a decode stage based on a received instruction sequence. In response to detecting a loop in the instruction sequence, the uOp buffer is placed into a loop mode whereby, after the uOps associated with the loop have been stored at the uOp buffer, storage of further uOps at the buffer is suspended. To execute the loop, the uOp buffer repeatedly dispatches the uOps associated with the loop's instructions until the end condition of the loop is met and the uOp buffer exits the loop mode.Type: ApplicationFiled: November 9, 2012Publication date: May 15, 2014Applicant: Advanced Micro Devices, Inc.Inventors: David N. Suggs, Luke Yen, Steven Beigelmacher
-
Patent number: 7088835Abstract: A digital wavetable audio synthesizer is described. A synthesizer volume generator, which has several modes of controlling the volume, adds envelope, right offset, left offset, and effects volume to the data. The data can be placed in one of sixteen fixed stereo pan positions, or left and right offsets can be programmed to place the data anywhere in the stereo field. The left and right offset values can also be programmed to control the overall volume. Zipper noise is prevented by controlling the volume increment. A synthesizer LFO generator can ad LFO variation to: (i) the wavetable data addressing rate, for creating a vibrato effect; and (ii) a voice's volume, for creating a tremolo effect. Generated data to be output from the synthesizer is stored in left and right accumulators. However, when creating delay-based effects, data is stored in one of several effects accumulators. This data is then written to a wavetable.Type: GrantFiled: July 6, 1999Date of Patent: August 8, 2006Assignee: Legerity, Inc.Inventors: David Norris, David N. Suggs
-
Patent number: 6272465Abstract: A monolithic integrated circuit for providing enhanced audio performance in personal computers. The monolithic circuit includes a wavetable synthesizer; a full function stereo coding and decoding circuit including analog-to-digital and digital-to-analog conversion; data compression, and mixing and muxing of analog signals; a local memory control module for interfacing with external memory; a game-MIDI port module; a system bus interface; and a control module for compatibility and circuit control functions.Type: GrantFiled: September 22, 1997Date of Patent: August 7, 2001Assignee: Legerity, Inc.Inventors: Larry D. Hewitt, Jeffrey M. Blumenthal, Geoffrey E. Brehmer, Glen W. Brown, Carlin Dru Cabler, Ryan Feemster, David Guercio, Dale E. Gulick, Michael Hogan, Alfredo R. Linz, David Norris, Paul G. Schnizlein, Martin P. Soques, Michael E. Spak, David N. Suggs, Alan T. Torok
-
Patent number: 6246774Abstract: A digital wavetable audio synthesizer including a synthesizer volume generator. The volume generator causing a data sample to be multiplied by volume components that add right offset, left offset, and effects volume to the data. The left and right offsets provide stereo field positioning, and the effects volume is used in generating an echo effect. The data sample can be placed in one of sixteen fixed stereo pan positions, or alternatively the left and right offset values can be programmed to place the data anywhere in the stereo field. The synthesizer includes a register array programmed with right and left offset values for providing wavetable data with right and left offset volume components.Type: GrantFiled: July 9, 1997Date of Patent: June 12, 2001Assignee: Advanced Micro Devices, Inc.Inventors: David Norris, David N. Suggs
-
Patent number: 6064743Abstract: A digital wavetable audio synthesizer is described. The synthesizer can generate up to 32 high-quality audio digital signals or voices, including delay-based effects, at either a 44.1 KHz sample rate or at sample rates compatible with a prior art wavetable synthesizer. The synthesizer includes an address generator which has several modes of addressing wavetable data. The address generator's addressing rate controls the pitch of the synthesizer's output signal. The synthesizer performs a 10-bit interpolation, using the wavetable data addressed by the address generator, to interpolate additional data samples. When the address generator loops through a block of data, the signal path interpolates between the data at the end and start addresses of the block of data to prevent discontinuities in the generated signal. A synthesizer volume generator, which has several modes of controlling the volume, adds envelope, right offset, left offset, and effects volume to the data.Type: GrantFiled: May 28, 1997Date of Patent: May 16, 2000Assignee: Advanced Micro Devices, Inc.Inventor: David N. Suggs
-
Patent number: 6047073Abstract: A digital wavetable audio synthesizer is described. The synthesizer can generate up to 32 high-quality audio digital signals or voices, including delay-based effects, at either a 44.1 KHz sample rate or at sample rates compatible with a prior art wavetable synthesizer. The synthesizer includes an address generator which has several modes of addressing wavetable data. The address generator's addressing rate controls the pitch of the synthesizer's output signal. The synthesizer performs a 10-bit interpolation, using the wavetable data addressed by the address generator, to interpolate additional data samples. When the address generator loops through a block of data, the signal path interpolates between the data at the end and start addresses of the block of data to prevent discontinuities in the generated signal. A synthesizer volume generator, which has several modes of controlling the volume, adds envelope, right offset, left offset, and effects volume to the data.Type: GrantFiled: November 2, 1994Date of Patent: April 4, 2000Assignee: Advanced Micro Devices, Inc.Inventors: David Norris, David N. Suggs
-
Patent number: 5923186Abstract: The present invention discloses a bi-directional bus system including one or more junction circuits and a plurality of logic blocks wherein each logic block includes circuitry for transmitting and receiving data and a driver circuit for selectively driving an idle state or data signals as output signals. A bi-directional bus segment for conducting data signals thereon couples a logic block or a junction circuit to another junction circuit. The output signal to each bi-directional bus segment coupled to a junction circuit is a function of the input signals from all the other bi-directional bus segments coupled to the junction circuit and is controlled by one input signal not being driven into the idle state when all the other input signals are driven into the idle state. The bi-directional bus segment coupled to each logic block directly provides input signals to the logic block.Type: GrantFiled: March 21, 1997Date of Patent: July 13, 1999Assignee: Advanced Micro Devices,Inc.Inventor: David N. Suggs
-
Patent number: 5809466Abstract: This invention is for a single monolithic audio processing integrated circuit which includes a synthesizer module, a CODEC module and an external serial data port in the CODEC module for bi-directional serial data communication between the CODEC module and an external serial data device, such as a digital signal processor. A serial data path between the synthesizer module and the CODEC module is also included.Type: GrantFiled: November 27, 1996Date of Patent: September 15, 1998Assignee: Advanced Micro Devices, Inc.Inventors: Larry D. Hewitt, Glen W. Brown, Dale E. Gulick, Michael Hogan, David Norris, Martin P. Soques, David N. Suggs
-
Patent number: 5742695Abstract: A wavetable audio synthesizer with means for eliminating zipper noise caused by large volume increments, especially at slower rates of volume increment. The wavetable audio synthesizer includes shift circuitry which stores the value of volume increment in binary format and shifts the value right when the shift circuitry is enabled. Shifting the increment value right divides the value by an amount based on the number of bit positions shifted. For example, in the preferred embodiment, the volume increment value is shifted right three positions, thereby dividing it by three and effectively reducing the increment value. When the synthesizer is programmed to increment the volume at a slow rate, preferably the shift circuitry is automatically enabled. Those volume increment bits which are shifted right may be added to the current value of the volume to provide more resolution to this value.Type: GrantFiled: November 2, 1994Date of Patent: April 21, 1998Assignee: Advanced Micro Devices, Inc.Inventor: David N. Suggs
-
Patent number: 5668338Abstract: A digital wavetable audio synthesizer with an LFO generator is described. The synthesizer can generate up to 32 high-quality audio digital signals or voices, including delay-based effects. The synthesizer includes an address generator which has several modes of addressing wavetable data. The address generator's addressing rate controls the pitch of the synthesizer's output signal. A synthesizer volume generator, which has several modes of controlling the volume, adds envelope, right offset, left offset, and effects volume to the data. The synthesizer LFO generator can add LFO variation to: (i) the wavetable data addressing rate, for creating a vibrato effect; and (ii) a voice's volume, for creating a tremolo effect. The LFO generator assigns two triangular-wave LFOs to each of the 32 possible voices. One LFO is dedicated to vibrato (frequency modulation) effects and the other to tremolo (amplitude modulation) effects. It is possible to ramp the depth of each LFO into and out of a programmable maximum.Type: GrantFiled: November 2, 1994Date of Patent: September 16, 1997Assignee: Advanced Micro Devices, Inc.Inventors: Larry D. Hewitt, David N. Suggs, David Norris
-
Patent number: 5659466Abstract: A digital wavetable audio synthesizer is described. The synthesizer can generate up to 32 high-quality audio digital signals or voices, including delay-based effects, at either a 44.1 KHz sample rate or at sample rates compatible with a prior art wavetable synthesizer. The synthesizer includes an address generator which has several modes of addressing wavetable data. The address generator's addressing rate controls the pitch of the synthesizer's output signal. The synthesizer performs a 10-bit interpolation, using the wavetable data addressed by the address generator, to interpolate additional data samples. When the address generator loops through a block of data, the signal path interpolates between the data at the end and start addresses of the block of data to prevent discontinuities in the generated signal. A synthesizer volume generator, which has several modes of controlling the volume, adds envelope, right offset, left offset, and effects volume to the data.Type: GrantFiled: November 2, 1994Date of Patent: August 19, 1997Assignee: Advanced Micro Devices, Inc.Inventors: David Norris, Jeffrey M. Blumenthal, Geoffrey E. Brehmer, Glen W. Brown, Carlin Dru Cabler, Ryan Feemster, David Guercio, Dale E. Gulick, Larry D. Hewitt, Michael Hogan, Alfredo R. Linz, Paul G. Schnizlein, Martin P. Soques, Michael E. Spak, David N. Suggs, Alan T. Torok