Patents by Inventor David Noeldner
David Noeldner has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11941458Abstract: Examples described herein relate to migrating a virtualized execution environment from a first platform to a second platform while retaining use of namespace identifiers and permitting issuance of storage transactions by the virtualized execution environment. The first platform can include a first central processing unit or a first network interface. The second platform can include a central processing unit that is different that the first central processing unit and a network interface that is the same or different than the first network interface. The second platform can retain access permissions and target media format independent of one or more identifiers associated with the migrated virtualized execution environment at the second platform. Unperformed storage transactions can be migrated to the second platform for execution.Type: GrantFiled: March 10, 2020Date of Patent: March 26, 2024Assignee: SK Hynix NAND Product Solutions Corp.Inventors: Jose Niell, Bradley A. Burres, Kiel Boyle, David Noeldner, Keith Shaw, Karl P. Brummel
-
Publication number: 20200278893Abstract: Examples described herein relate to migrating a virtualized execution environment from a first platform to a second platform while retaining use of namespace identifiers and permitting issuance of storage transactions by the virtualized execution environment. The first platform can include a first central processing unit or a first network interface. The second platform can include a central processing unit that is different that the first central processing unit and a network interface that is the same or different than the first network interface. The second platform can retain access permissions and target media format independent of one or more identifiers associated with the migrated virtualized execution environment at the second platform. Unperformed storage transactions can be migrated to the second platform for execution.Type: ApplicationFiled: March 10, 2020Publication date: September 3, 2020Inventors: Jose NIELL, Bradley A. BURRES, Kiel BOYLE, David NOELDNER, Keith SHAW, Karl P. BRUMMEL
-
Publication number: 20180088978Abstract: Examples include techniques for input/output (I/O) access to physical memory or storage by a virtual machine (VM) or a container. Example techniques include use of a queue pair maintained at a controller for I/O access to the physical memory or storage. The queue pair including a submission queue and a completion queue. An assignment of a process address space identifier (PASID) to the queue pair facilitates I/O access to the physical memory or storage for a given VM or container.Type: ApplicationFiled: September 29, 2016Publication date: March 29, 2018Applicant: Intel CorporationInventors: Yadong Li, David Noeldner, Bryan E. Veal, Amber D. Huffman, Frank T. Hady
-
Patent number: 8976913Abstract: Various embodiments of the present invention provide systems and methods for processing data. As one example, a circuit is disclosed that includes a pre-detector that detects an estimated pattern in a digital input signal, and a summation element that subtracts the estimated pattern from the digital input signal to yield a noise estimate. The circuit further includes a data dependent noise prediction filter that is adaptively tuned to detect a noise pattern, and that filters the noise estimate to provide a filtered noise estimate.Type: GrantFiled: September 17, 2008Date of Patent: March 10, 2015Assignee: LSI CorporationInventors: Michael R. Buehner, David Noeldner
-
Patent number: 8705673Abstract: Various embodiments of the present invention provide systems and methods for phase identification in data processing systems. As one example, a circuit is disclosed that includes a bank of matched filters with two or more matched filters tuned to detect patterns corresponding to a timing pattern sampled using different phases of a sample clock. In particular, the bank of matched filters includes at least a first matched filter tuned to detect a first pattern corresponding to the timing pattern sampled using a first phase of a sample clock, and a second matched filter tuned to detect a second pattern corresponding to the timing pattern sampled using a second phase of the sample clock. The circuits further include a logic circuit operable to determine whether the sample clock is closer to the first phase or the second phase based on an output of the first matched filter and an output of the second matched filter.Type: GrantFiled: September 5, 2008Date of Patent: April 22, 2014Assignee: LSI CorporationInventor: David Noeldner
-
Patent number: 8660220Abstract: Various embodiments of the present invention provide systems and methods for reduced clock rate data processing. As an example, a circuit is disclosed that includes a matched filter bank that receives a series of symbols at a rate corresponding to a sample clock. The matched filter bank includes a first matched filter tuned to detect a first bit sequence in the series of symbols and to assert a first symbol proxy upon detection of the first bit sequence, and a second matched filter tuned to detect a second bit sequence in the series of symbols and to assert a second symbol proxy upon detection of the second bit sequence. The circuit further includes a detector circuit that processes a series of symbol proxies including the first symbol proxy and the second symbol proxy at a rate corresponding to a reduced rate clock. The reduced rate clock is the sample clock divided by a factor.Type: GrantFiled: September 5, 2008Date of Patent: February 25, 2014Assignee: LSI CorporationInventor: David Noeldner
-
Patent number: 8601046Abstract: Described embodiments provide an apparatus for calculating an N-point discrete Fourier transform of an input signal having multiple sample values. The apparatus includes at least one input configured to receive the sample values and a counter to count sample periods. Also included are at least two parallel multipliers to multiply each sample value, with each of the multipliers having a corresponding multiplication factor. There is at least one multiplexer to select one of the at least two parallel multipliers. An adder sums the scaled sample values and an accumulator accumulates the summed sample values. N is an integer and the at least two parallel multipliers are selectable based upon the value of N and the value of the sample period count.Type: GrantFiled: February 15, 2013Date of Patent: December 3, 2013Assignee: LSI CorporationInventor: David Noeldner
-
Patent number: 8438204Abstract: Described embodiments provide an apparatus for calculating an N-point discrete Fourier transform of an input signal having multiple sample values. The apparatus includes at least one input configured to receive the sample values and a counter to count sample periods. Also included are at least two parallel multipliers to multiply each sample value, with each of the multipliers having a corresponding multiplication factor. There is at least one multiplexer to select one of the at least two parallel multipliers. An adder sums the scaled sample values and an accumulator accumulates the summed sample values. N is an integer and the at least two parallel multipliers are selectable based upon the value of N and the value of the sample period count.Type: GrantFiled: December 18, 2008Date of Patent: May 7, 2013Assignee: LSI CorporationInventor: David Noeldner
-
Patent number: 8054857Abstract: Data-processing systems and methods are disclosed, including an I/O interface for managing the transfer of data between a processor and at least one memory. A processor can be associated with the I/O interface, such that the processor generically assembles a first or prior frame from among a plurality of frames, transmits the first or prior frame from among the plurality of frames over the I/O interface and thereafter processes and assembles a subsequent or second frame from among the plurality of frames while the first frame is transmitting, thereby providing enhanced flexibility and speed for the assembly and transmission of the plurality of frames across the I/O interface. The methods and systems disclosed also permit processor (i.e., software control) flexibility in managing the overall order and priority of frame transmission and protocol management, while enhancing hardware performance with respect to the sending of frames and control sequences without requiring real time interaction from the processor.Type: GrantFiled: October 7, 2004Date of Patent: November 8, 2011Assignee: LSI CorporationInventor: David Noeldner
-
Patent number: 8046186Abstract: Described embodiments provide a method for calibrating a continuous-time filter having at least one adjustable parameter. A square-wave signal is filtered by a continuous-time filter having a cutoff frequency less than fs. The filtered signal is quantized at the rate fs. An N-point Fourier transform is performed of the quantized signal into N real output values and N imaginary output values. At least one of the real output values are accumulated to form a real output signal and at least one of the imaginary output values are accumulated to form an imaginary output signal. The real and imaginary output signals are summed to form an output signal, which is then squared. The squared output signal is compared to a comparison value. At least one parameter of the continuous-time filter is adjusted based upon the comparison. The steps are repeated until the squared output signal is approximately the comparison value.Type: GrantFiled: December 18, 2008Date of Patent: October 25, 2011Assignee: LSI CorporationInventors: Wei Tjan Lim, Ricky Bitting, David Noeldner, Michael Buehner
-
Publication number: 20100161700Abstract: Described embodiments provide an apparatus for calculating an N-point discrete Fourier transform of an input signal having multiple sample values. The apparatus includes at least one input configured to receive the sample values and a counter to count sample periods. Also included are at least two parallel multipliers to multiply each sample value, with each of the multipliers having a corresponding multiplication factor. There is at least one multiplexer to select one of the at least two parallel multipliers. An adder sums the scaled sample values and an accumulator accumulates the summed sample values. N is an integer and the at least two parallel multipliers are selectable based upon the value of N and the value of the sample period count.Type: ApplicationFiled: December 18, 2008Publication date: June 24, 2010Applicant: LSI CorporationInventor: David Noeldner
-
Publication number: 20100156525Abstract: Described embodiments provide a method for calibrating a continuous-time filter having at least one adjustable parameter. A square-wave signal is filtered by a continuous-time filter having a cutoff frequency less than fs. The filtered signal is quantized at the rate fs. An N-point Fourier transform is performed of the quantized signal into N real output values and N imaginary output values. At least one of the real output values are accumulated to form a real output signal and at least one of the imaginary output values are accumulated to form an imaginary output signal. The real and imaginary output signals are summed to form an output signal, which is then squared. The squared output signal is compared to a comparison value. At least one parameter of the continuous-time filter is adjusted based upon the comparison. The steps are repeated until the squared output signal is approximately the comparison value.Type: ApplicationFiled: December 18, 2008Publication date: June 24, 2010Applicant: LSI CorporationInventors: Wei Tjan Lim, Ricky Bitting, David Noeldner, Michael Buehner
-
Publication number: 20100067621Abstract: Various embodiments of the present invention provide systems and methods for processing data. As one example, a circuit is disclosed that includes a digital input signal that is provided to a pre-detector that detects an estimated pattern in the digital input signal. In addition, the digital input signal is provided to a summation element that subtracts the estimated pattern from the digital input signal to yield a noise estimate. The noise estimate is provided to a data dependent noise prediction filter that is statically tuned to detect a highly correlated noise pattern, and provides a filtered noise estimate. In some cases, the circuit further includes a post-detector that performs a data detection process on the digital input signal reduced by the filtered noise estimate.Type: ApplicationFiled: September 17, 2008Publication date: March 18, 2010Inventors: David Noeldner, Michael R. Buehner
-
Publication number: 20100067628Abstract: Various embodiments of the present invention provide systems and methods for processing data. As one example, a circuit is disclosed that includes a pre-detector that detects an estimated pattern in a digital input signal, and a summation element that subtracts the estimated pattern from the digital input signal to yield a noise estimate. The circuit further includes a data dependent noise prediction filter that is adaptively tuned to detect a noise pattern, and that filters the noise estimate to provide a filtered noise estimate.Type: ApplicationFiled: September 17, 2008Publication date: March 18, 2010Inventors: Michael R. Buehner, David Noeldner
-
Publication number: 20100061492Abstract: Various embodiments of the present invention provide systems and methods for reduced clock rate data processing. As an example, a circuit is disclosed that includes a matched filter bank that receives a series of symbols at a rate corresponding to a sample clock. The matched filter bank includes a first matched filter tuned to detect a first bit sequence in the series of symbols and to assert a first symbol proxy upon detection of the first bit sequence, and a second matched filter tuned to detect a second bit sequence in the series of symbols and to assert a second symbol proxy upon detection of the second bit sequence. The circuit further includes a detector circuit that processes a series of symbol proxies including the first symbol proxy and the second symbol proxy at a rate corresponding to a reduced rate clock. The reduced rate clock is the sample clock divided by a factor.Type: ApplicationFiled: September 5, 2008Publication date: March 11, 2010Inventor: David Noeldner
-
Publication number: 20100061490Abstract: Various embodiments of the present invention provide systems and methods for phase identification in data processing systems. As one example, a circuit is disclosed that includes a bank of matched filters with two or more matched filters tuned to detect patterns corresponding to a timing pattern sampled using different phases of a sample clock. In particular, the bank of matched filters includes at least a first matched filter tuned to detect a first pattern corresponding to the timing pattern sampled using a first phase of a sample clock, and a second matched filter tuned to detect a second pattern corresponding to the timing pattern sampled using a second phase of the sample clock. The circuits further include a logic circuit operable to determine whether the sample clock is closer to the first phase or the second phase based on an output of the first matched filter and an output of the second matched filter.Type: ApplicationFiled: September 5, 2008Publication date: March 11, 2010Inventor: David Noeldner
-
Publication number: 20060078002Abstract: Data-processing systems and methods are disclosed, including an I/O interface for managing the transfer of data between a processor and at least one memory. A processor can be associated with the I/O interface, such that the processor generically assembles a first or prior frame from among a plurality of frames, transmits the first or prior frame from among the plurality of frames over the I/O interface and thereafter processes and assembles a subsequent or second frame from among the plurality of frames while the first frame is transmitting, thereby providing enhanced flexibility and speed for the assembly and transmission of the plurality of frames across the I/O interface. The methods and systems disclosed also permit processor (i.e., software control) flexibility in managing the overall order and priority of frame transmission and protocol management, while enhancing hardware performance with respect to the sending of frames and control sequences without requiring real time interaction from the processor.Type: ApplicationFiled: October 7, 2004Publication date: April 13, 2006Inventor: David Noeldner