Abstract: A mill bit and a well system are covered. The mill bit, in one aspect, includes a tubular having an uphole end and a downhole end. The mill bit, in accordance with this aspect, further includes a first cutting section having one or more first cutting surfaces disposed about the tubular, the first cutting section having a first material removal rate and configured to engage with wellbore casing disposed within a wellbore. The mill bit, in accordance with this disclosure, further includes a second cutting section having one or more second cutting surfaces disposed about the tubular, the second cutting section having a second material removal rate less than the first material removal rate and configured to engage with a whipstock disposed within the wellbore.

Abstract: 3An optimal delay value, usually the mid-delay in the operational window, for the data signal may be retained as a way of shifting the skew of the clock on all data lines at the same time. That delay value may be stored in a memory and converted to a control voltage for controlling a digitally controlled voltage variable delay to adjust the delay for data in a bus. The digitally controlled voltage variable delay contains a number of individual delay units which are selectively activated by the control voltage from the value stored in memory. A phase locked loop is employed to ensure that variations due to voltage, temperature, and processing are minimized.

Abstract: A transient immune bistable input buffer circuit. The circuit comprises a filter connected between an input and a reference voltage terminal to the circuit for reducing the sensitivity of the circuit to a voltage transient on the terminal.

Abstract: A buffer circuit with controlled output switching rate suitable to suppress ground or power supply line voltage spikes attributable to current surges. The voltage driving the gate electrode of the selected CMOS inverter output transistor is controlled in rate of rise using three parallel connected sources of charging current. The first source of current is enabled immediately following the step input signal to provide a relatively high initial rate of current flow and corresponding voltage rise on the gate electrode of the output transistor, but is self-disabled at approximately half the supply voltage by threshold loss and body effect on the transistor supplying the first source of current. The succeeding time interval is characterized by a slow rate of rise of the output transistor gate voltage attributable to a small but continuous source of current to the output transistor gate electrode node.