Patents by Inventor David P. Vallett
David P. Vallett has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9140669Abstract: A method and system to map density and temperature of a chip, in situ, is disclosed. The method includes measuring a propagation time that a mechanical propagation wave travels along at least one predefined path in a substrate. The method further includes calculating an average substrate density and temperature along the at least one predefined path as a function of the propagation time and distance. The method further includes determining a defect or unauthorized modification in the substrate based on the average substrate density being different than a baseline substrate density.Type: GrantFiled: October 9, 2014Date of Patent: September 22, 2015Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Jerome L. Cann, David P. Vallett
-
Patent number: 8987843Abstract: A method and system to map density and temperature of a chip, in situ, is disclosed. The method includes measuring a propagation time that a mechanical propagation wave travels along at least one predefined path in a substrate. The method further includes calculating an average substrate density and temperature along the at least one predefined path as a function of the propagation time and distance. The method further includes determining a defect or unauthorized modification in the substrate based on the average substrate density being different than a baseline substrate density.Type: GrantFiled: November 6, 2012Date of Patent: March 24, 2015Assignee: International Business Machines CorporationInventors: Jerome L. Cann, David P. Vallett
-
Publication number: 20150021605Abstract: A method and system to map density and temperature of a chip, in situ, is disclosed. The method includes measuring a propagation time that a mechanical propagation wave travels along at least one predefined path in a substrate. The method further includes calculating an average substrate density and temperature along the at least one predefined path as a function of the propagation time and distance. The method further includes determining a defect or unauthorized modification in the substrate based on the average substrate density being different than a baseline substrate density.Type: ApplicationFiled: October 9, 2014Publication date: January 22, 2015Inventors: Jerome L. CANN, David P. VALLETT
-
Publication number: 20140124878Abstract: A method and system to map density and temperature of a chip, in situ, is disclosed. The method includes measuring a propagation time that a mechanical propagation wave travels along at least one predefined path in a substrate. The method further includes calculating an average substrate density and temperature along the at least one predefined path as a function of the propagation time and distance. The method further includes determining a defect or unauthorized modification in the substrate based on the average substrate density being different than a baseline substrate density.Type: ApplicationFiled: November 6, 2012Publication date: May 8, 2014Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Jerome L. Cann, David P. Vallett
-
Patent number: 7671604Abstract: Disclosed is a fault isolation and measurement system that provides multiple near-field scanning isolation techniques on a common platform. The system incorporates the use of a specialized holder to supply electrical bias to internal circuit structures located within an area of a device or material. The system further uses a multi-probe assembly. Each probe is mounted to a support structure around a common reference point and is a component of a different measurement or fault isolation tool. The assembly moves such that each probe can obtain measurements from the same fixed location on the device or material. The relative positioning of the support structure and/or the holder can be changed in order to obtain measurements from multiple same fixed locations within the area. Additionally, the system uses a processor for providing layered images associated with each signal and for precisely aligning those images with design data in order to characterize, or isolate fault locations within the device or material.Type: GrantFiled: May 7, 2008Date of Patent: March 2, 2010Assignee: International Business Machines CorporationInventors: Philip V. Kaszuba, Theodore M. Levin, David P. Vallett
-
Patent number: 7620931Abstract: An integrated circuit, a method and a system for designing and a method fabricating the integrated circuit. The method including: (a) generating a photomask level design of an integrated circuit design of the integrated circuit, the photomask level design comprising a multiplicity of integrated circuit element shapes; (b) designating regions of the photomask level design between adjacent integrated circuit element shapes, the designated regions large enough to require placement of fill shapes between the adjacent integrated circuit elements based on fill shape rules, the fill shapes not required for the operation of the integrated circuit; and (c) placing one or more monitor structure shapes of a monitor structure in at least one of the designated regions, the monitor structure not required for the operation of the integrated circuit.Type: GrantFiled: September 24, 2007Date of Patent: November 17, 2009Assignee: International Business Machines CorporationInventors: James W. Adkisson, Greg Bazan, John M. Cohn, Matthew S. Grady, Thomas G. Sopchak, David P. Vallett
-
Patent number: 7511510Abstract: Disclosed is a fault isolation and measurement system that provides multiple near-field scanning isolation techniques on a common platform. The system incorporates the use of a specialized holder to supply electrical bias to internal circuit structures located within an area of a device or material. The system further uses a multi-probe assembly. Each probe is mounted to a support structure around a common reference point and is a component of a different measurement or fault isolation tool. The assembly moves such that each probe can obtain measurements from the same fixed location on the device or material. The relative positioning of the support structure and/or the holder can be changed in order to obtain measurements from multiple same fixed locations within the area. Additionally, the system uses a processor for providing layered images associated with each signal and for precisely aligning those images with design data in order to characterize, or isolate fault locations within the device or material.Type: GrantFiled: November 30, 2005Date of Patent: March 31, 2009Assignee: International Business Machines CorporationInventors: Philip V. Kaszuba, Theodore M. Levin, David P. Vallett
-
Patent number: 7484423Abstract: A method and structure for an integrated circuit comprising a first transistor and an embedded carbon nanotube field effect transistor (CNT FET) proximate to the first transistor, wherein the CNT FET is dimensioned smaller than the first transistor. The CNT FET is adapted to sense signals from the first transistor, wherein the signals comprise any of temperature, voltage, current, electric field, and magnetic field signals. Moreover, the CNT FET is adapted to measure stress and strain in the integrated circuit, wherein the stress and strain comprise any of mechanical and thermal stress and strain. Additionally, the CNT FET is adapted to detect defective circuits within the integrated circuit.Type: GrantFiled: April 4, 2007Date of Patent: February 3, 2009Assignee: International Business Machines CorporationInventors: Mark C. Hakey, Mark E. Masters, Leah M. P. Pastel, David P. Vallett
-
Publication number: 20080238457Abstract: Disclosed is a fault isolation and measurement system that provides multiple near-field scanning isolation techniques on a common platform. The system incorporates the use of a specialized holder to supply electrical bias to internal circuit structures located within an area of a device or material. The system further uses a multi-probe assembly. Each probe is mounted to a support structure around a common reference point and is a component of a different measurement or fault isolation tool. The assembly moves such that each probe can obtain measurements from the same fixed location on the device or material. The relative positioning of the support structure and/or the holder can be changed in order to obtain measurements from multiple same fixed locations within the area. Additionally, the system uses a processor for providing layered images associated with each signal and for precisely aligning those images with design data in order to characterize, or isolate fault locations within the device or material.Type: ApplicationFiled: May 7, 2008Publication date: October 2, 2008Applicant: International Business Machines CorporationInventors: Philip V. Kaszuba, Theodore M. Levin, David P. Vallett
-
Patent number: 7397263Abstract: Disclosed is an apparatus and method for diagnostically testing circuitry within a device. The apparatus and method incorporate the use of energy (e.g., light, heat, magnetic, electric, etc.) applied directly to any location on the device that can affect the electrical activity within the circuitry being tested in order to produce an indicator of a response. A local sensor (e.g., photonic, magnetic, etc.) is positioned at another location on the device where the sensor can detect the indicator of the response within the circuitry. A correlator is configured with response location correlation software and/or circuit tracing software so that when the indicator is detected, the correlator can determine the exact location of a response causing a device failure and/or trace the connectivity of the circuitry, based upon the location of the energy source and the location of the sensor.Type: GrantFiled: February 1, 2007Date of Patent: July 8, 2008Assignee: International Business Machines CorporationInventors: Kevin L. Condon, Theodore M. Levin, Leah M. Pastel, David P. Vallett
-
Patent number: 7323278Abstract: An integrated circuit, a method and a system for designing and a method fabricating the integrated circuit. The method including: (a) generating a photomask level design of an integrated circuit design of the integrated circuit, the photomask level design comprising a multiplicity of integrated circuit element shapes; (b) designating regions of the photomask level design between adjacent integrated circuit element shapes, the designated regions large enough to require placement of fill shapes between the adjacent integrated circuit elements based on fill shape rules, the fill shapes not required for the operation of the integrated circuit; and (c) placing one or more monitor structure shapes of a monitor structure in at least one of the designated regions, the monitor structure not required for the operation of the integrated circuit.Type: GrantFiled: March 19, 2007Date of Patent: January 29, 2008Assignee: International Business Machines CorporationInventors: James W. Adkisson, Greg Bazan, John M. Cohn, Matthew S. Grady, Thomas G. Sopchak, David P. Vallett
-
Patent number: 7285860Abstract: A method for implementing defect inspection of an integrated circuit includes configuring a power bus grid structure on a first metal interconnect level, the power bus grid structure including a first plurality of wire pairs. The first plurality of wire pairs is arranged in a manner such that a first wire in each of the first plurality of wire pairs is electrically coupled to conductive structures beneath the first metal interconnect level, and a second wire in each of the first plurality of wire pairs is initially electrically isolated from the conductive structures beneath the first metal interconnect level. The first wire in each of the first plurality of wire pairs is biased to a known voltage, and a charge contrast inspection is performed between the first wire and the second wire of each of the first plurality of wire pairs.Type: GrantFiled: March 28, 2006Date of Patent: October 23, 2007Assignee: International Business Machines CorporationInventors: John M. Cohn, Leah Marie P. Pastel, Thomas G. Sopchak, David P. Vallett
-
Patent number: 7247877Abstract: A method and structure for an integrated circuit comprising a first transistor and an embedded carbon nanotube field effect transistor (CNT FET) proximate to the first transistor, wherein the CNT FET is dimensioned smaller than the first transistor. The CNT FET is adapted to sense signals from the first transistor, wherein the signals comprise any of temperature, voltage, current, electric field, and magnetic field signals. Moreover, the CNT FET is adapted to measure stress and strain in the integrated circuit, wherein the stress and strain comprise any of mechanical and thermal stress and strain. Additionally, the CNT FET is adapted to detect defective circuits within the integrated circuit.Type: GrantFiled: August 20, 2004Date of Patent: July 24, 2007Assignee: International Business Machines CorporationInventors: Mark C. Hakey, Mark E. Masters, Leah M. P. Pastel, David P. Vallett
-
Patent number: 7239167Abstract: Disclosed is a shielded clock tree that has one or more clock signal buffers and clock signal splitters, with clock signal wiring connecting the clock signal buffers to the clock signal splitters. Shielding is adjacent the clock signal wiring, where ground wiring connects the shielding to ground. The shielding comprises shield wires positioned adjacent and parallel to the clock signal wiring. The invention provides switches in the ground wiring, and these switches are connected to, and controlled by, a test controller.Type: GrantFiled: May 10, 2006Date of Patent: July 3, 2007Assignee: International Business Machines CorporationInventors: John M. Cohn, Leah M. P. Pastel, Thomas G. Sopchak, David P. Vallett
-
Patent number: 7240322Abstract: An integrated circuit, a method and a system for designing and a method fabricating the integrated circuit. The method including: (a) generating a photomask level design of an integrated circuit design of the integrated circuit, the photomask level design comprising a multiplicity of integrated circuit element shapes; (b) designating regions of the photomask level design between adjacent integrated circuit element shapes, the designated regions large enough to require placement of fill shapes between the adjacent integrated circuit elements based on fill shape rules, the fill shapes not required for the operation of the integrated circuit; and (c) placing one or more monitor structure shapes of a monitor structure in at least one of the designated regions, the monitor structure not required for the operation of the integrated circuit.Type: GrantFiled: April 4, 2005Date of Patent: July 3, 2007Assignee: International Business Machines CorporationInventors: James W. Adkisson, Greg Bazan, John M. Cohn, Matthew S. Grady, Thomas G. Sopchak, David P. Vallett
-
Patent number: 7230335Abstract: The present invention provides inspection methods and structures for facilitating the visualization and/or detection of specific chip structures. Optical or fluorescent labeling techniques are used to “stain” a specific chip structure for easier detection of the structure. Also, a temporary/sacrificial illuminating (e.g., fluorescent) film is added to the semiconductor process to facilitate the detection of a specific chip structure. Further, a specific chip structure is doped with a fluorescent material during the semiconductor process. A method of the present invention comprises: providing a first and a second material; processing the first material to form a portion of a semiconductor structure; and detecting a condition of the second material to determine whether processing of the first material is complete.Type: GrantFiled: October 4, 2004Date of Patent: June 12, 2007Assignee: International Business Machines CorporationInventors: Jerome L. Cann, Steven J. Holmes, Leendert M. Huisman, Cherie R. Kagan, Leah M. Pastel, Paul W. Pastel, James R. Salimeno, III, David P. Vallett
-
Patent number: 7202689Abstract: Disclosed is an apparatus and method for diagnostically testing circuitry within a device. The apparatus and method incorporate the use of energy (e.g., light, heat, magnetic, electric, etc.) applied directly to any location on the device that can affect the electrical activity within the circuitry being tested in order to produce an indicator of a response. A local sensor (e.g., photonic, magnetic, etc.) is positioned at another location on the device where the sensor can detect the indicator of the response within the circuitry. A correlator is configured with response location correlation software and/or circuit tracing software so that when the indicator is detected, the correlator can determine the exact location of a response causing a device failure and/or trace the connectivity of the circuitry, based upon the location of the energy source and the location of the sensor.Type: GrantFiled: April 15, 2005Date of Patent: April 10, 2007Assignee: International Business Machines CorporationInventors: Kevin L. Condon, Theodore M. Levin, Leah M. P. Pastel, David P. Vallett
-
Patent number: 7194706Abstract: A method is disclosed for designing scan chains in an integrated circuit chip with specific parameter sensitivities to identify fabrication process defects causing test fails and chip yield loss. The composition of scan paths in the integrated circuit chip is biased to allow them to also function as on-product process monitors. The method adds grouping constraints that bias scan chains to have common latch cell usage where possible, and also biases cell routing to constrain scan chain routing to given restricted metal layers for interconnects. The method assembles a list of latch design parameters which are sensitive to process variation or integrity, and formulates a plan for scan chain design which determines the number and the length of scan chains. A model is formulated of scan chain design based upon current state of yield and process integrity, wherein certain latch designs having dominant sensitivities are chosen for specific ones of the scan chains on the chip.Type: GrantFiled: July 27, 2004Date of Patent: March 20, 2007Assignee: International Business Machines CorporationInventors: James W. Adkisson, Greg Bazan, John M. Cohn, Matthew S. Grady, Leendert M. Huisman, Mark D. Jaffe, Phillip J. Nigh, Leah M. P. Pastel, Thomas G. Sopchak, David E. Sweenor, David P. Vallett
-
Patent number: 7116094Abstract: An apparatus and a method for testing semiconductor devices, such as individual integrated circuits in semiconductor chips, by directing a current in each circuit through a respective selected predetermined path to establish, in each circuit, a respective focused magnetic field and converting each such magnetic field into a respective voltage which, when fed to respective amplifier gated with a respective selected frequency, will modulate each such respective voltage. Each such respective voltage is then used to create a respective pulsating magnetic field that when detected by a respective remote magnetic sensor will provide a series of respective signals representative of the current in the respective circuit from which the pulsating magnetic field was derived.Type: GrantFiled: July 28, 2004Date of Patent: October 3, 2006Assignee: International Business Machines CorporationInventors: Theodore M. Levin, David P. Vallett
-
Patent number: 7089138Abstract: A diagnostic system and method for testing an integrated circuit during fabrication thereof. The diagnostic system has at least one integrated circuit chip that has an electrical signature associated with it; a sacrificial circuit that is adjacent to the integrated circuit chip and has a known electrical signature associated with it and intentionally mis-designed circuitry; and a comparator adapted to compare the electrical signature of the integrated circuit chip with the known electrical signature of the sacrificial circuit, wherein a match in the electrical signature of the integrated circuit chip with the known electrical signature of the sacrificial circuit indicates that the integrated circuit chip is mis-designed. The diagnostic system further includes a semiconductor wafer that has a plurality of integrated circuit chips and a kerf area separating one integrated circuit chip from another integrated circuit chip. A mis-designed integrated circuit chip has abnormally functioning circuitry.Type: GrantFiled: February 25, 2005Date of Patent: August 8, 2006Assignee: International Business Machines CorporationInventors: Pierre J. Bouchard, Mark C. Hakey, Mark E. Masters, Leah M. P. Pastel, James A. Slinkman, David P. Vallett