Patents by Inventor David S. Mothersole
David S. Mothersole has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 4887203Abstract: In a microcoded data processor, an instruction is provided which enables the microaddress for the micromachine to be externally specified. By way of this instruction, the processor may be directed to execute special microcoded routines otherwise unavailable during normal execution. These special microcoded routines may perform useful functions such as testing in an expeditious manner portions of the circuitry of the processor which would otherwise be difficult to test. For example, the functionality of regular structures such as instruction decoding and control programmable logic arrays (PLA's) may either be gated directly out to the tester or internally analyzed before the accumulated results are presented to the tester. On-board instruction caches may also be efficiently exercised to verify that the tag portion properly determines "hits" and "misses", and that the actual instruction cache portion functions accurately.Type: GrantFiled: February 26, 1988Date of Patent: December 12, 1989Assignee: Motorola, Inc.Inventors: Douglas B. MacGregor, William C. Moyer, John E. Zolnowsky, David S. Mothersole
-
Patent number: 4763253Abstract: A microcomputer has the capacity for executing instructions, requesting prefetches of instructions, and experiencing a change in instruction flow, or a branch. The microcomputer also knows in advance that a change in instruction flow is going to occur. At such time that a branch becomes known there may also be a pending instruction prefetch request. Because a branch is going to occur, there is no need to execute the prefetch. Consequently, the pending instruction prefetch is flushed which thus avoids wasting time making an unnecessary instruction prefetch.Type: GrantFiled: November 17, 1986Date of Patent: August 9, 1988Assignee: Motorola, Inc.Inventors: Mark W. Bluhm, Robert R. Thompson, David S. Mothersole, Douglas B. MacGregor
-
Patent number: 4751632Abstract: In a data processor adapted to perform operations upon operands of a given size, a bus controller is provided to communicate the operands with a storage device having a data port which may be a submultiple of the operand size. In response to a signal from the bus controller requesting the transfer of an operand of a particular size, the storage device provides a size signal indicating the size of the data port available to accommodate the requested transfer. Depending upon the size of the operand to be transferred and the size of the data port of the storage device, the bus controller may break the operand transfer cycle into several bus cycles in order to completely transfer the operand. In the process, the bus controller compensates for any address misalignment between the operand and the data port.Type: GrantFiled: May 7, 1986Date of Patent: June 14, 1988Assignee: Motorola, Inc.Inventors: David S. Mothersole, Jay A. Hartvigsen, Robert R. Thompson
-
Patent number: 4744049Abstract: In a microcoded data processor, an instruction is provided which enables the microaddress for the micromachine to be externally specified. By way of this instruction, the processor may be directed to execute special microcoded routines otherwise unavailable during normal execution. These special microcoded routines may perform useful functions such as testing in an expeditious manner portions of the circuitry of the processor which would otherwise be difficult to test. For example, the functionality of regular structures such as instruction decoding and control programmable logic arrays (PLA's) may either be gated directly out to the tester or internally analyzed before the accumulated results are presented to the tester. On-board instruction caches may also be efficiently exercised to verify that the tag portion properly determines "hits" and "misses", and that the actual instruction cache portion functions accurately.Type: GrantFiled: September 17, 1987Date of Patent: May 10, 1988Assignee: Motorola, Inc.Inventors: John Kuban, Douglas B. MacGregor, Robert R. Thompson, David S. Mothersole
-
Patent number: 4729094Abstract: A system for interfacing a Processor to a Coprocessor using standard bus cycles. The Processor, upon encountering in its instruction stream an instruction having a particular Operation word format, will transfer a Command word following the Operation word to a particular Coprocessor designated by a Coprocessor Identity field in the Operation word. Upon decoding the Command word, the Coprocessor will respond with any of a set of response primitives which define functions which the Coprocessor requires to Processor to perform in support of the Command by the Coprocessor. The interface provides for all functions which the Coprocessor may require, including selective vectoring to appropriate exception handlers.Type: GrantFiled: March 24, 1987Date of Patent: March 1, 1988Assignee: Motorola, Inc.Inventors: John Zolnowsky, David S. Mothersole, Douglas B. MacGregor, William C. Moyer
-
Patent number: 4729093Abstract: A microcomputer prioritizes data operand requests and instruction prefetch requests. Such prioritizing is established by established criteria. The established priority is altered upon the occurrence of a signal. The signal indicates a certain type of data requests. This data request type is deemed to have a higher priority than is typical for a data request. Consequently, in response to receiving the signal which indicates this data request type, the priority is altered so as to be more inclined to perform the data request. This is particularly useful when performing numerous consecutive data operations, such as a co-processor interface operation.Type: GrantFiled: March 4, 1987Date of Patent: March 1, 1988Assignee: Motorola, Inc.Inventors: David S. Mothersole, Mark W. Bluhm, Robert R. Thompson, Douglas B. MacGregor
-
Patent number: 4698747Abstract: An execution unit for a microprocessor comprising a first section for performing arithmetic and logic operations on data, a second section for performing arithmetic operations on data memory addresses, and a third section for performing arithmetic operations on instruction addresses is disclosed in which data addresses and instruction addresses may be simultaneously calculated.Type: GrantFiled: June 28, 1985Date of Patent: October 6, 1987Assignee: Motorola, Inc.Inventors: Robert R. Thompson, David S. Mothersole, Douglas B. MacGregor
-
Patent number: 4635193Abstract: A data processor communicates with a peripheral device and selectively sets breakpoints with minimal overhead. The data processor utilizes an instruction register to store instructions to be executed. Control means communicate with the peripheral device to selectively set a breakpoint in a software program. When repetitions of the breakpoint are encountered, an exception handler is only executed at the desired breakpoint to minimize overhead. A control portion of the processor selectively receives a breakpoint instruction and stores the breakpoint instruction in the instruction register.Type: GrantFiled: May 13, 1986Date of Patent: January 6, 1987Assignee: Motorola, Inc.Inventors: William C. Moyer, John E. Zolnowsky, David S. Mothersole
-
Patent number: 4633437Abstract: In a data processor adapted to perform operations upon operands of a given size, a bus controller is provided to communicate the operands with a storage device having a data port which may be a submultiple of the operand size. In response to a signal from the bus controller requesting the transfer of an operand of a particular size, the storage device provides a size signal indicating the size of the data port available to accommodate the requested transfer. Depending upon the size of the operand to be transferred and the size of the data port of the storage device, the bus controller may break the operand transfer cycle into several bus cycles in order to completely transfer the operand. In the process, the bus controller compensates for any address misalignment between the operand and the data port.Type: GrantFiled: June 26, 1984Date of Patent: December 30, 1986Assignee: Motorola, Inc.Inventors: David S. Mothersole, Lester M. Crudele, James L. Tietjen, Robert R. Thompson
-
Patent number: 4602327Abstract: A bus master is provided with the capability to accept a data transfer task from a CPU, which includes the performance of a predetermined sequence of data transfer operations between memory and a selected peripheral controlled by a respective controller. During any one of the operations, the bus master may be requested to relinquish the bus so that a higher priority transfer may occur or a deadlock condition resolved. In response to such request, the bus master immediately terminates the current bus cycle, but remembers the state thereof at the time of relinquishment. After the high priority transfer is completed, the bus master may be allowed to rearbitrate for use of the bus. Upon again obtaining control of the bus, the bus master restarts the bus cycle which was prematurely terminated and continues the sequence of operations as if no relinquishment had occurred.Type: GrantFiled: July 28, 1983Date of Patent: July 22, 1986Assignee: Motorola, Inc.Inventors: William P. LaViolette, David S. Mothersole, John Zolnowsky
-
Patent number: 4584640Abstract: In a data processing system having linked lists it is useful to be able to add and delete items from such lists while maintaining the integrity of the linked nature of such lists. A new compare and swap instruction provides for effectively simultaneously swapping 2 values which is useful for safely adding and deleting items from linked lists. Prior to the instruction the status of the two value are read at the locations to be swapped. During the instruction these locations are checked again to ensure that no change has occurred at these locations before the instruction performs the swap of the two new values. The instruction then performs the proposed 2 value swap but only if no change has occurred at these two locations where the swap is to be performed.Type: GrantFiled: June 27, 1984Date of Patent: April 22, 1986Assignee: Motorola, Inc.Inventors: Douglas MacGregor, David S. Mothersole, John Zolnowsky