Patents by Inventor David Talaski
David Talaski has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9571396Abstract: A system may include receiving a packet, of a packet stream, including control tags in a header portion of the packet and classifying each of the control tags into a category selected from a set of possible categories. The set of possible categories may include an unambiguous interposable (UI) category that is assigned to a control tag that corresponds to an unambiguous parsing interpretation and that is interposable within a sequence of the control tags, and an ambiguous interposable (AI) category that is assigned to a control tag in which the control tag has an ambiguous parsing interpretation and in which the control tag is interposable within the sequence of the control tags. The method may further include determining parsing operations to perform for the packet based on the classified categories of the control tags and based on the packet stream of the packet.Type: GrantFiled: May 27, 2015Date of Patent: February 14, 2017Assignee: Juniper Networks, Inc.Inventors: David Talaski, Avanindra Godbole, Jean Marc Frailong, Fanyun Kong
-
Publication number: 20150263955Abstract: A system may include receiving a packet, of a packet stream, including control tags in a header portion of the packet and classifying each of the control tags into a category selected from a set of possible categories. The set of possible categories may include an unambiguous interposable (UI) category that is assigned to a control tag that corresponds to an unambiguous parsing interpretation and that is interposable within a sequence of the control tags, and an ambiguous interposable (AI) category that is assigned to a control tag in which the control tag has an ambiguous parsing interpretation and in which the control tag is interposable within the sequence of the control tags. The method may further include determining parsing operations to perform for the packet based on the classified categories of the control tags and based on the packet stream of the packet.Type: ApplicationFiled: May 27, 2015Publication date: September 17, 2015Inventors: David TALASKI, Avanindra GODBOLE, Jean Marc FRAILONG, Fanyun KONG
-
Patent number: 9055114Abstract: A system may include receiving a packet, of a packet stream, including control tags in a header portion of the packet and classifying each of the control tags into a category selected from a set of possible categories. The set of possible categories may include an unambiguous interposable (UI) category that is assigned to a control tag that corresponds to an unambiguous parsing interpretation and that is interposable within a sequence of the control tags, and an ambiguous interposable (AI) category that is assigned to a control tag in which the control tag has an ambiguous parsing interpretation and in which the control tag is interposable within the sequence of the control tags. The method may further include determining parsing operations to perform for the packet based on the classified categories of the control tags and based on the packet stream of the packet.Type: GrantFiled: December 22, 2011Date of Patent: June 9, 2015Assignee: Juniper Networks, Inc.Inventors: David Talaski, Avanindra Godbole, Jean Marc Frailong, Fanyun Kong
-
Patent number: 8924687Abstract: A data read/write system receives a key associated with a data read request. The data read/write system hashes the key to obtain a first hash value and hashes the key to obtain a second hash value, where the second hash value is different than the first hash value. The data read/write system obtains a pointer from a pointer array using the first and second hash values, and uses one or more bits of the pointer and the first hash value to retrieve data from a data look-up array.Type: GrantFiled: July 8, 2013Date of Patent: December 30, 2014Assignee: Juniper Networks, Inc.Inventors: Jean-Marc Frailong, Anurag P Gupta, David Talaski, Sanjeev Singh
-
Patent number: 8484439Abstract: A data read/write system receives a key associated with a data read request. The data read/write system hashes the key to obtain a first hash value and hashes the key to obtain a second hash value, where the second hash value is different than the first hash value. The data read/write system obtains a pointer from a pointer array using the first and second hash values, and uses one or more bits of the pointer and the first hash value to retrieve data from a data look-up array.Type: GrantFiled: October 27, 2009Date of Patent: July 9, 2013Assignee: Juniper Networks, Inc.Inventors: Jean-Marc Frailong, Anurag P. Gupta, David Talaski, Sanjeev Singh
-
Patent number: 6631138Abstract: Provided is a 10Base-T MAC to PHY interface requiring only two wires (pins) per port, with two additional global wires: a clock wire (pin), and a synchronization wire (pin). This reduction in the number of pins associated with each port is achieved by time-division multiplexing wherein each time-division multiplexed wire combines a plurality of definitions from the conventional seven-wire interface. As a result, each port has its own pair of associated time-division multiplexed wires (pins) and the addition of each port simply requires two additional wires. According to a preferred embodiment of the present invention, information normally transferred on nine wires in a conventional seven-wire interface at 10 MHz is time-division multiplexed onto two wires (corresponding to two pins) that transfer data at 40 MHz, four times the speed of conventional interfaces. Importantly, this multiplexing is done on a port by port basis.Type: GrantFiled: June 24, 1999Date of Patent: October 7, 2003Assignee: Cisco Technology, Inc.Inventors: Stewart Findlater, James R. Rivers, David H. Yen, Brian Petersen, Bernard N. Daines, David Talaski
-
Patent number: 5953345Abstract: Provided is a 10Base-T MAC to PHY interface requiring only two wires (pins) per port, with two additional global wires: a clock wire (pin), and a synchronization wire (pin). This reduction in the number of pins associated with each port is achieved by time-division multiplexing wherein each time-division multiplexed wire combines a plurality of definitions from the conventional seven-wire interface. As a result, each port has its own pair of associated time-division multiplexed wires (pins) and the addition of each port simply requires two additional wires. According to a preferred embodiment of the present invention, information normally transferred on nine wires in a conventional seven-wire interface at 10 MHz is time-division multiplexed onto two wires (corresponding to two pins) that transfer data at 40 MHz, four times the speed of conventional interfaces. Importantly, this multiplexing is done on a port by port basis.Type: GrantFiled: June 2, 1998Date of Patent: September 14, 1999Assignee: Cisco Technology, Inc.Inventors: Stewart Findlater, James R. Rivers, David H. Yen, Brian Petersen, Bernard N. Daines, David Talaski