Patents by Inventor David V. Pedersen
David V. Pedersen has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7078926Abstract: Techniques for performing wafer-level burn-in and test of semiconductor devices include a test substrate having active electronic components such as ASICs mounted to an interconnection substrate or incorporated therein, metallic spring contact elements effecting interconnections between the ASICs and a plurality of devices-under-test (DUTs) on a wafer-under-test (WUT), all disposed in a vacuum vessel so that the ASICs can be operated at temperatures independent from and significantly lower than the burn-in temperature of the DUTs. The spring contact elements may be mounted to either the DUTs or to the ASICs, and may fan out to relax tolerance constraints on aligning and interconnecting the ASICs and the DUTs. Physical alignment techniques are also described.Type: GrantFiled: August 23, 2004Date of Patent: July 18, 2006Assignee: FormFactor, Inc.Inventors: Igor Y. Khandros, David V. Pedersen
-
Patent number: 7065870Abstract: A method of fabricating a large area, multi-element contactor. A segmented contactor is provided for testing semiconductor devices on a wafer that comprises a plurality of contactor units mounted to a substrate. The contactor units are formed, tested, and assembled to a backing substrate. The contactor units may include leads extending laterally for connection to an external instrument such as a burn-in board. The contactor units include conductive areas such as pads that are placed into contact with conductive terminals on devices under test.Type: GrantFiled: September 22, 2003Date of Patent: June 27, 2006Assignee: FormFactor, Inc.Inventors: Mohammad Eslamy, David V. Pedersen, Harry D. Cobb
-
Patent number: 7059047Abstract: Temporary connections to spring contact elements extending from an electronic component such as a semiconductor device are made by urging the electronic component, consequently the ends of the spring contact elements, vertically against terminals of an interconnection substrate, or by horizontally urging terminals of an interconnection substrate against end portions of the spring contact elements. A variety of terminal configurations are disclosed.Type: GrantFiled: September 29, 2003Date of Patent: June 13, 2006Assignee: FormFactor, Inc.Inventors: Thomas H. Dozier, II, Benjamin N. Eldridge, Gary W. Grube, Igor Y. Khandros, Gaetan L. Mathieu, David V. Pedersen, Michael A. Stadt
-
Patent number: 6940093Abstract: One embodiment of the present invention concerns an integrated circuit that includes bond pads and special contact pads or points. The bond pads are for interfacing the integrated circuit as a whole with an external circuit, and are to be bonded to a package or circuit board. The bond pads are disposed on the die in a predetermined alignment such as a peripheral, grid, or lead-on-center alignment. The special contact pads are used to provide external test patterns to internal circuits and/or to externally monitor results from testing the internal circuits. The special contact pads may be advantageously located on the integrated circuit with a high degree of positional freedom. For one embodiment, the special contact pads may be disposed on the die at a location that is not in the same alignment as the bond pads. The special contact pads may be smaller than the bond pads so as not to increase the die size due to the special contact pads.Type: GrantFiled: December 29, 2000Date of Patent: September 6, 2005Assignee: FormFactor, Inc.Inventors: Benjamin N. Eldridge, Igor Y. Khandros, David V. Pedersen, Ralph G. Whitten
-
Patent number: 6825052Abstract: One embodiment of the present invention concerns a test assembly for testing product circuitry of a product die. In one embodiment, the test assembly includes at test die and an interconnection substrate for electrically coupling the test die to a host controller that communicates with the test die. The test die may be designed according to a design methodology that includes the step of concurrently designing test circuitry and a product circuitry in a unified design. The test circuitry can be designed to provide a high degree of fault coverage for the corresponding product circuitry generally without regard to the amount of silicon area that will be required by the test circuitry. The design methodology then partitions the unified design into the test die and the product die. The test die includes the test circuitry and the product die includes the product circuitry. The product and test die may then be fabricated on separate semiconductor wafers.Type: GrantFiled: December 11, 2002Date of Patent: November 30, 2004Assignee: FormFactor, Inc.Inventors: Benjamin N. Eldridge, Igor Y. Khandros, David V. Pedersen, Ralph G. Whitten
-
Publication number: 20040198081Abstract: Spring contact elements are fabricated by depositing at least one layer of metallic material into openings defined in masking layers deposited on a surface of a substrate which may be an electronic component such as an active semiconductor device. Each spring contact element has a base end, a contact end, and a central body portion. The contact end is offset in the z-axis (at a different height) and in at least one of the x and y directions from the base end. In this manner a plurality of spring contact elements are fabricated in a prescribed spatial relationship with one another on the substrate. The spring contact elements make temporary (i.e., pressure) or permanent (e.g., joined by soldering or brazing or with a conductive adhesive) connections with terminals of another electronic component to effect electrical connections therebetween.Type: ApplicationFiled: April 8, 2004Publication date: October 7, 2004Inventors: Benjamin N. Eldridge, Igor Y. Khandros, Gaetan L. Mathieu, David V. Pedersen
-
Patent number: 6788094Abstract: Techniques for performing wafer-level burn-in and test of semiconductor devices include a test substrate having active electronic components such as ASICs mounted to an interconnection substrate or incorporated therein, metallic spring contact elements effecting interconnections between the ASICs and a plurality of devices-under-test (DUTs) on a wafer-under-test (WUT), all disposed in a vacuum vessel so that the ASICs can be operated at temperatures independent from and significantly lower than the burn-in temperature of the DUTs. The spring contact elements may be mounted to either the DUTs or to the ASICs, and may fan out to relax tolerance constraints on aligning and interconnecting the ASICs and the DUTs. Physical alignment techniques are also described.Type: GrantFiled: December 19, 2002Date of Patent: September 7, 2004Assignee: FormFactor, Inc.Inventors: Igor Y. Khandros, David V. Pedersen
-
Publication number: 20040152348Abstract: Products and assemblies are provided for socketably receiving elongate interconnection elements, such as spring contact elements, extending from electronic components, such as semiconductor devices. Socket substrates are provided with capture pads for receiving ends of elongate interconnection elements extending from electronic components. Various capture pad configurations are disclosed. Connections to external devices are provided via conductive traces adjacent the surface of the socket substrate. The socket substrate may be supported by a support substrate. In a particularly preferred embodiment the capture pads are formed directly on a primary substrate such as a printed circuit board.Type: ApplicationFiled: December 30, 2003Publication date: August 5, 2004Applicant: FormFactor, Inc.Inventors: David V. Pedersen, Benjamin N. Eldridge, Igor Y. Khandros
-
Patent number: 6727580Abstract: Spring contact elements are fabricated by depositing at least one layer of metallic material into openings defined in masking layers deposited on a surface of a substrate which may be an electronic component such as an active semiconductor device. Each spring contact element has a base end, a contact end, and a central body portion. The contact end is offset in the z-axis (at a different height) and in at least one of the x and y directions from the base end. In this manner, a plurality of spring contact elements are fabricated in a prescribed spatial relationship with one another on the substrate. The spring contact elements make temporary (i.e., pressure) or permanent (e.g., joined by soldering or brazing or with a conductive adhesive) connections with terminals of another electronic component to effect electrical connections therebetween.Type: GrantFiled: October 20, 2000Date of Patent: April 27, 2004Assignee: FormFactor, Inc.Inventors: Benjamin N. Eldridge, Igor Y. Khandros, Gaetan L. Mathieu, David V. Pedersen
-
Publication number: 20040064941Abstract: Temporary connections to spring contact elements extending from an electronic component such as a semiconductor device are made by urging the electronic component, consequently the ends of the spring contact elements, vertically against terminals of an interconnection substrate, or by horizontally urging terminals of an interconnection substrate against end portions of the spring contact elements. A variety of terminal configurations are disclosed.Type: ApplicationFiled: September 29, 2003Publication date: April 8, 2004Applicant: FormFactor, Inc.Inventors: Thomas H. Dozier, Benjamin N. Eldridge, Gary W. Grube, Igor Y. Khandros, Gaetan L. Mathieu, David V. Pedersen, Michael A. Stadt
-
Publication number: 20040058487Abstract: A method of fabricating a large area, multi-element contactor. A segmented contactor is provided for testing semiconductor devices on a wafer that comprises a plurality of contactor units mounted to a substrate. The contactor units are formed, tested, and assembled to a backing substrate. The contactor units may include leads extending laterally for connection to an external instrument such as a burn-in board. The contactor units include conductive areas such as pads that are placed into contact with conductive terminals on devices under test.Type: ApplicationFiled: September 22, 2003Publication date: March 25, 2004Applicant: FormFactor, Inc.Inventors: Mohammad Eslamy, David V. Pedersen, Harry D. Cobb
-
Patent number: 6690185Abstract: A method of fabricating a large contactor (62) is provided wherein one or more contactor units (78) are mounted on a support substrate (74) such that contact elements (80) attached to the contactor units are suitably aligned. In this manner, a large area contactor can be prepared using a plurality of smaller contactor units. Preferably the contact elements on the plurality of contactor units are coplanar across the contactor units. This is particularly advantageous for making a large contactor for probing semiconductor devices on a wafer. This also can be useful for making a contactor capable of contacting devices across an entire semiconductor wafer. In one embodiment, the contactor units self-align during reflow of a joining material such as solder balls (134) or other reflowable material interconnecting the contactor units and the support substrate.Type: GrantFiled: November 19, 1998Date of Patent: February 10, 2004Assignee: FormFactor, Inc.Inventors: Igor Y Khandros, David V. Pedersen, Ralph G. Whitten
-
Publication number: 20040004216Abstract: One embodiment of the present invention concerns a test assembly for testing product circuitry of a product die. In one embodiment, the test assembly includes at test die and an interconnection substrate for electrically coupling the test die to a host controller that communicates with the test die. The test die may be designed according to a design methodology that includes the step of concurrently designing test circuitry and a product circuitry in a unified design. The test circuitry can be designed to provide a high degree of fault coverage for the corresponding product circuitry generally without regard to the amount of silicon area that will be required by the test circuitry. The design methodology then partitions the unified design into the test die and the product die. The test die includes the test circuitry and the product die includes the product circuitry. The product and test die may then be fabricated on separate semiconductor wafers.Type: ApplicationFiled: December 11, 2002Publication date: January 8, 2004Applicant: FormFactor, Inc.Inventors: Benjamin N. Eldridge, Igor Y. Khandros, David V. Pedersen, Ralph G. Whitten
-
Patent number: 6664628Abstract: The present invention provides an ancillary electrical component in very close proximity to a semiconductor device, preferably mounted directly to the semiconductor device. In one preferred embodiment, the ancillary electrical component is a capacitor. In a preferred embodiment, a terminal is provided on the semiconductor device such that the capacitor can be electrically connected directly to the terminals, as by soldering or with conductive epoxy. Connecting the capacitor between terminals of a power loop provides superior noise and transient suppression. The very short path between the capacitor and the active circuit provides for extremely low inductance, allowing for the use of relatively small capacitors. The semiconductor device then is connected to an electronic device such as a PC board for further connection to other circuitry.Type: GrantFiled: October 4, 2001Date of Patent: December 16, 2003Assignee: FormFactor, Inc.Inventors: Igor Y. Khandros, David V. Pedersen, Benjamin N. Eldridge, Richard S. Roy, Gaetan Mathieu
-
Patent number: 6644982Abstract: An apparatus for use in manipulating one or more IC die through testing after they have been cut from the original wafer. A carrier supports the die during the transport, testing, and/or final application. The die is placed into the carrier through an opening and then resides on a ledge lining some portion of the base of the opening. The spring components of the die extend downward through the opening and past the lower side of the ledge to allow for electrical contact. The die may be secured within the carrier opening in a variety of ways, including a cover coupled to the top of the carrier or through use of snap locks in the carrier. One useful cover has openings revealing a portion of the backside of the die. The cover openings allow access to the backside of the die. The carrier can be mounted onto a test bed for testing or a printed circuit board for a specific application. Alternatively, the carrier may first be positioned on the board with the die and the cover subsequently mounted thereon.Type: GrantFiled: March 1, 1999Date of Patent: November 11, 2003Assignee: FormFactor, Inc.Inventors: Douglas S. Ondricek, David V. Pedersen
-
Patent number: 6640415Abstract: A method of fabricating a large area, multi-element contactor. A segmented contactor is provided for testing semiconductor devices on a wafer that comprises a plurality of contactor units mounted to a substrate. The contactor units are formed, tested, and assembled to a backing substrate. The contactor units may include leads extending laterally for connection to an external instrument such as a burn-in board. The contactor units include conductive areas such as pads that are placed into contact with conductive terminals on devices under test.Type: GrantFiled: July 25, 2002Date of Patent: November 4, 2003Assignee: FormFactor, Inc.Inventors: Mohammad Eslamy, David V Pedersen, Harry D. Cobb
-
Patent number: 6627483Abstract: A method for mounting an electronic component. In one example of this method, the electronic component is an integrated circuit which is placed against an element of a carrier, such as a frame of a carrier. The electronic component has a plurality of elongate, resilient, electrical contact elements which are mounted on a corresponding first electrical contact pads on the electronic component. The electronic component is secured to the carrier, aNd the carrier is pressed against a first substrate having a plurality of second electrical contacts on a surface of the first substrate. In a typical example of this method, the electronic component is an integrated circuit which is being tested while being held in a carrier. The integrated circuit has been singulated from a wafer containing a plurality of integrated circuits.Type: GrantFiled: March 1, 1999Date of Patent: September 30, 2003Assignee: FormFactor, Inc.Inventors: Douglas S. Ondricek, David V. Pedersen
-
Patent number: 6621260Abstract: One embodiment of the present invention concerns an integrated circuit that includes bond pads and special contact pads or points. The bond pads are for interfacing the integrated circuit as a whole with an external circuit, and are to be bonded to a package or circuit board. The bond pads are disposed on the die in a predetermined alignment such as a peripheral, grid, or lead-on-center alignment. The special contact pads are used to provide external test patterns to internal circuits and/or to externally monitor results from testing the internal circuits. The special contact pads may be advantageously located on the integrated circuit with a high degree of positional freedom. For one embodiment, the special contact pads may be disposed on the die at a location that is not in the same alignment as the bond pads. The special contact pads may be smaller than the bond pads so as not to increase the die size due to the special contact pads.Type: GrantFiled: December 29, 2000Date of Patent: September 16, 2003Assignee: FormFactor, Inc.Inventors: Benjamin N. Eldridge, Igor Y. Khandros, David V. Pedersen, Ralph G. Whitten
-
Patent number: 6603324Abstract: One embodiment of the present invention concerns an integrated circuit that includes bond pads and special contact pads or points. The bond pads are for interfacing the integrated circuit as a whole with an external circuit, and are to be bonded to a package or circuit board. The bond pads are disposed on the die in a predetermined alignment such as a peripheral, grid, or lead-on-center alignment. The special contact pads are used to provide external test patterns to internal circuits and/or to externally monitor results from testing the internal circuits. The special contact pads may be advantageously located on the integrated circuit with a high degree of positional freedom. For one embodiment, the special contact pads may be disposed on the die at a location that is not in the same alignment as the bond pads. The special contact pads may be smaller than the bond pads so as not to increase the die size due to the special contact pads.Type: GrantFiled: December 29, 2000Date of Patent: August 5, 2003Assignee: FormFactor, Inc.Inventors: Benjamin N. Eldridge, Igor Y. Khandros, David V. Pedersen, Ralph G. Whitten
-
Patent number: 6597187Abstract: An integrated circuit that includes bond pads and special contact pads or points. The bond pads are for interfacing the integrated circuit as a whole with an external circuit, and are to be bonded to a package or circuit board. The bond pads are disposed on the die in a predetermined alignment such as a peripheral, grid, or lead-on-center alignment. The special contact pads are used to provide external test patterns to internal circuits and/or to externally monitor results from testing the internal circuits. The special contact pads may be advantageously located on the integrated circuit with a high degree of positional freedom. For one embodiment, the special contact pads may be disposed on the die at a location that is not in the same alignment as the bond pads. The special contact pads may be smaller than the bond pads so as not to increase the die size due to the special contact pads. The special contact points may also be used to externally program internal circuits (e.g.Type: GrantFiled: December 29, 2000Date of Patent: July 22, 2003Assignee: FormFactor, Inc.Inventors: Benjamin N. Eldridge, Igor Y. Khandros, David V. Pedersen, Ralph G. Whitten