Patents by Inventor Declan Carey
Declan Carey has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11894959Abstract: Methods, systems, and apparatus described herein make a multi-level PAM signal (PAM-N signal) at a transmitter using CMOS-based components. By forming the PAM-N signal at the transmitter, receivers do not have to recombine and/or realign multiple signals and only employs a single transmission line channel (or two transmission line channels in differential implementations) to convey the data stream to the receiver from the transmitter.Type: GrantFiled: July 25, 2022Date of Patent: February 6, 2024Assignee: XILINX, INC.Inventors: Ronan Sean Casey, Lokesh Rajendran, Declan Carey, Kevin Zheng, Catherine Hearne, Hongtao Zhang
-
Publication number: 20230089431Abstract: Methods, systems, and apparatus described herein make a multi-level PAM signal (PAM-N signal) at a transmitter using CMOS-based components. By forming the PAM-N signal at the transmitter, receivers do not have to recombine and/or realign multiple signals and only employs a single transmission line channel (or two transmission line channels in differential implementations) to convey the data stream to the receiver from the transmitter.Type: ApplicationFiled: July 25, 2022Publication date: March 23, 2023Inventors: Ronan Sean CASEY, Lokesh RAJENDRAN, Declan CAREY, Kevin ZHENG, Catherine HEARNE, Hongtao ZHANG
-
Patent number: 11398934Abstract: Methods, systems, and apparatus described herein make a multi-level PAM signal (PAM-N signal) at a transmitter using CMOS-based components. By forming the PAM-N signal at the transmitter, receivers do not have to recombine and/or realign multiple signals and only employs a single transmission line channel (or two transmission line channels in differential implementations) to convey the data stream to the receiver from the transmitter.Type: GrantFiled: September 18, 2021Date of Patent: July 26, 2022Assignee: XILINX, INC.Inventors: Ronan Sean Casey, Lokesh Rajendran, Declan Carey, Kevin Zheng, Catherine Hearne, Hongtao Zhang
-
Patent number: 10911060Abstract: Apparatus and associated methods relate to a time-interleaved integrating sampling front-end circuit using integrating buffers. In an illustrative example, a circuit may include N sampling layers of circuits, an ith sampling layer of circuits of the N sampling layers of circuits may include: (a) Xi buffers configured to receive an analog signal, Xi?1, and, (b) Yi track-and-hold circuits, each track-and-hold circuit of the Yi track-and-hold circuits is coupled to an output of a corresponding buffer of the X buffers, Yi?1, at least one buffer of the Xi buffers may include an integrating buffer, N?i?1. By implementing integrating buffers, a faster linear type of step settling response may be obtained as opposed to a slower exponential type of settling response.Type: GrantFiled: November 14, 2019Date of Patent: February 2, 2021Assignee: XILINX, INC.Inventors: Pedro W. Neto, Ronan Casey, Declan Carey
-
Patent number: 10848171Abstract: Apparatus and associated methods relate to providing a regulation loop using a digital representation of a loop error signal along with a flexible multiplying capacitive digital-to-analog converter (MC-DAC) circuit to control one or more power switches (e.g., transistors) delivering required power (including voltage and/or current) to a load circuit. In an illustrative example, the MC-DAC circuit may include a digital-to-analog converter (DAC) configured to selectively couple to two different reference voltages in response to switch control signals generated by a digital filter. A capacitive level shifter may be coupled to the output of the DAC. A re-sampling circuit may be coupled to the output of the capacitive level shifter to generate a gate control signal to control the one or more power switches. The regulation loop may advantageously generate the gate control signal using a substantially reduced die area.Type: GrantFiled: January 16, 2020Date of Patent: November 24, 2020Assignee: XILINX, INC.Inventors: Declan Carey, Frantz Stephane Florent Ngankem Ngankem, Pedro W. Neto, Ronan Casey
-
Patent number: 10715150Abstract: A frequency divider circuit includes an oscillator comprising a plurality of delay elements coupled in series with each other, a first coupling circuit coupled to a first oscillator node and including a control terminal to receive a first retiming signal, and a first multiplexer including inputs coupled to receive the input signal and a complementary input signal, a control terminal coupled to a second oscillator node, and an output to provide the first retiming signal. The first multiplexer may be configured to alternate between injecting the input signal into the first oscillator node based on rising edges of the input signal and injecting the input signal into the first oscillator node based on falling edges of the input signal in response to a logic state of an oscillation waveform appearing at the second oscillator node.Type: GrantFiled: February 12, 2019Date of Patent: July 14, 2020Assignee: Xilinx, Inc.Inventor: Declan Carey
-
Patent number: 10263815Abstract: This disclosure relates generally to continuous time linear equalization. In an example of a continuous time linear equalizer, a variable gain circuit includes transistors having gate nodes respectively as a first and a second input node. A first transimpedance circuit is connected between the first input node and a first output node. A second transimpedance circuit is connected between the second input node and a second output node. A source node of each of the first transistor and the second transistor are commonly connected to one another. In the same or another equalizer, output nodes of a first frequency peaking circuit are connected to input nodes of a second frequency peaking circuit. In such a same or another equalizer, an RC feedback circuit has tap-off nodes and summing nodes respectively connected at the output nodes of the first frequency peaking circuit.Type: GrantFiled: December 11, 2017Date of Patent: April 16, 2019Assignee: XILINX, INC.Inventors: Kevin Geary, Declan Carey, Mohamed Elzeftawi
-
Patent number: 9966908Abstract: A circuit for implementing a differential input receiver is described. The circuit comprises an input circuit having a first input node and a second input node configured to receive a differential input signal; a first output circuit having a first capacitor coupled between the first input node and a first output node and a second capacitor coupled between the second input node and a second output node, wherein the first output circuit generates an output signal at the first output and the second output when the input signal is in a first frequency range; and a second output circuit comprising an amplifier having a first amplifier input coupled to the first input node and a second amplifier input coupled to the second input node, wherein the second output circuit generates an output signal when the input signal is in a second frequency range which extends lower than the first frequency range. A method of implementing a differential input receiver is also described.Type: GrantFiled: June 2, 2017Date of Patent: May 8, 2018Assignee: XILINX, INC.Inventor: Declan Carey
-
Patent number: 9209809Abstract: A circuit for controlling output swing in a current-mode logic circuit is described. The circuit comprises a plurality of current-mode logic circuits coupled in series; a first current-mode logic circuit of the plurality of current-mode logic circuits coupled to provide a signal to a second current-mode logic circuit of the plurality of current-mode logic circuits; an amplitude detector coupled to detect an amplitude of the signal received at the second current-mode logic circuit; and a control circuit coupled to the amplitude detector; wherein the control circuit generates an amplitude control signal for a current-mode logic circuit of the plurality of current-mode logic circuits based upon a detected amplitude of the signal received at the second current-mode logic circuit. A method of controlling output swing in a current-mode logic circuit is also disclosed.Type: GrantFiled: December 17, 2014Date of Patent: December 8, 2015Assignee: XILINX, INC.Inventors: Kevin Geary, Ronan Casey, Declan Carey, Thomas Mallard
-
Patent number: 9007096Abstract: An apparatus relating generally to voltage conversion includes an amplifier coupled to receive an input voltage and a reference voltage. First and second converters are coupled to the amplifier to receive a bias voltage. The first converter includes a first transconductor coupled to receive the bias voltage to adjust a first tail current, and a first differential input. A first inverter of the first converter has a first feedback device coupled input-to-output to provide a first transimpedance amplifier load. The first inverter is coupled to the first transconductor. The second converter includes a second transconductor coupled to receive the bias voltage to adjust a second tail current, and a second differential input. A second inverter of the second converter has a second feedback device coupled input-to-output to provide a second transimpedance amplifier load. The second inverter is coupled to the second transconductor.Type: GrantFiled: July 7, 2014Date of Patent: April 14, 2015Assignee: Xilinx, Inc.Inventors: Declan Carey, Thomas Mallard, Mark Smyth, James Hudner
-
Patent number: 8970419Abstract: An analog-to-digital converter (“ADC”). The ADC includes a bank of comparators and a window controller. The window controller is coupled to the bank of comparators to selectively activate first comparators of the bank of comparators associated with a window size and to selectively inactivate second comparators of the bank of comparators.Type: GrantFiled: June 27, 2013Date of Patent: March 3, 2015Assignee: Xilinx, Inc.Inventors: Brendan Farley, James Hudner, Ivan Bogue, Declan Carey, Darragh Walsh, Marc Erett
-
Publication number: 20150002326Abstract: An analog-to-digital converter (“ADC”) is disclosed. The ADC includes a bank of comparators and a window controller. The window controller is coupled to the bank of comparators to selectively activate first comparators of the bank of comparators associated with a window size and to selectively inactivate second comparators of the bank of comparators.Type: ApplicationFiled: June 27, 2013Publication date: January 1, 2015Inventors: Brendan Farley, James Hudner, Ivan Bogue, Declan Carey, Darragh Walsh, Marc Erett