Patents by Inventor Derwin Mattos
Derwin Mattos has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11101673Abstract: Techniques for control of power switches in a USB Power Delivery (USB-PD) system are described herein. In an example embodiment, an integrated circuit comprises a programmable gate control circuit coupled to a provider field effect transistor (FET) and a consumer FET to provide control signals to the provider and consumer FETs in response to system conditions and application requirements of the USB-PD system. A pulldown current control circuit may provide additional control to slew rate for the slow turn-ON of provider and consumer FETs.Type: GrantFiled: May 18, 2018Date of Patent: August 24, 2021Assignee: Cypress Semiconductor CorporationInventors: Derwin Mattos, Hamid Khodabandehlou, Sumeet Gupta, Syed Raza, Anup Nayak
-
Patent number: 10599597Abstract: Techniques for voltage discharge from a USB Power Delivery (USB-PD) VBUS line are described herein. In an example embodiment, an integrated circuit comprises a discharge control logic coupled to a first discharge circuit and to a second discharge circuit. The first discharge circuit configured to couple to a power source node on the VBUS line. The second discharge circuit configured to couple to an output node on the VBUS line. The discharge control logic is configured to independently control the first discharge circuit and the second discharge circuit to discharge the voltage on the VBUS line.Type: GrantFiled: May 18, 2018Date of Patent: March 24, 2020Assignee: Cypress Semiconductor CorporationInventors: Derwin Mattos, Godwin Gerald Arulappan, Syed Raza, Anup Nayak, Sumeet Gupta, Venkat Mandagulathur
-
Publication number: 20190288532Abstract: Techniques for control of power switches in a USB Power Delivery (USB-PD) system are described herein. In an example embodiment, an integrated circuit comprises a programmable gate control circuit coupled to a provider field effect transistor (FET) and a consumer FET to provide control signals to the provider and consumer FETs in response to system conditions and application requirements of the USB-PD system. A pulldown current control circuit may provide additional control to slew rate for the slow turn-ON of provider and consumer FETs.Type: ApplicationFiled: May 18, 2018Publication date: September 19, 2019Applicant: Cypress Semiconductor CorporationInventors: Derwin Mattos, Hamid Khodabandehlou, Sumeet Gupta, Syed Raza, Anup Nayak
-
Publication number: 20190278731Abstract: Techniques for voltage discharge from a USB Power Delivery (USB-PD) VBUS line are described herein. In an example embodiment, an integrated circuit comprises a discharge control logic coupled to a first discharge circuit and to a second discharge circuit. The first discharge circuit configured to couple to a power source node on the VBUS line. The second discharge circuit configured to couple to an output node on the VBUS line. The discharge control logic is configured to independently control the first discharge circuit and the second discharge circuit to discharge the voltage on the VBUS line.Type: ApplicationFiled: May 18, 2018Publication date: September 12, 2019Applicant: Cypress Semiconductor CorporationInventors: Derwin Mattos, Godwin Gerald Arulappan, Syed Raza, Anup Nayak, Sumeet Gupta, Venkat Mandagulathur
-
Patent number: 9122288Abstract: USB physical interface subsystems are provided that include a protection circuit including a power supply interface and a plurality of pin interfaces, a pin identifier circuit in communication with the protection circuit for detecting a device coupling to a pin connected to one pin interface of the plurality of pin interfaces, a USB physical interface, and a dual power supply regulator configured to receive power via the power supply interface, to continuously supply a first voltage to the protection circuit, and to provide a second voltage and a third voltage to the pin identifier circuit and the USB physical interface, the second voltage and the third voltage being switched outputs.Type: GrantFiled: December 27, 2011Date of Patent: September 1, 2015Assignee: Cypress Semiconductor CorporationInventors: Anup Nayak, Nicholas Bodnaruk, Derwin Mattos, Shailja Garg
-
Patent number: 8143920Abstract: A system includes a current sensor to receive an input signal based on a sense current provided to load circuitry. The current sensor is configurable to generate an output signal from the input signal based, at least in part, on one or more configurable characteristics of the current sensor. The system also includes a processing element to compare the output signal from the current sensor to one or more programmable parameters. The processing element is configurable to direct a current controller to regulate the sense current provided to the load circuitry according to the comparison, and is further configurable to set a configurable parameter associated with the current sense amplifier.Type: GrantFiled: March 1, 2011Date of Patent: March 27, 2012Assignee: Cypress Semiconductor CorporationInventor: Derwin Mattos
-
Publication number: 20070164789Abstract: An improved level shift circuit and method for level shifting is disclosed herein. In general, the improved level shift circuit adds a pulse generator, a feedback transistor and a latch to a conventional cross-coupled level shift circuit configuration. The pulse generator and feedback transistor are configured for reducing a fall delay associated with the level shift circuit. For example, the pulse generator is coupled for supplying a short duration feedback pulse to the feedback transistor during a first time period when input and output signals of the level shift circuit transition to a LOW state. The feedback pulse reduces the fall delay by increasing the speed with which the output signal is pulled LOW. The latch is coupled for preventing the feedback signal from floating when at least one of the input and output signals is HIGH. An integrated circuit comprising at least one level shift circuit is also contemplated herein.Type: ApplicationFiled: January 17, 2007Publication date: July 19, 2007Applicant: CYPRESS SEMICONDUCTOR CORP.Inventors: Geeta Panjwani, Aparna Jandhyala, Derwin Mattos
-
Patent number: 7225283Abstract: An arbiter circuit (100) can include a latch (106) that latches competing input signals (Req_A and Req_B) to generate latch output signals (latn1 and latn2). A filter section (108) can prevent metastable states of latch output signals (latn1 and latn2) from propagating through to output signals (Sel_A and Sel_B). If both input signals (Req_A and Req_B) are activated, a feedback circuit (110) can activate a feedback signal (fb) after a predetermined delay (?), provided both output signals (Sel_A and Sel_B) remain inactive.Type: GrantFiled: December 21, 2004Date of Patent: May 29, 2007Assignee: Cypress Semiconductor CorporationInventors: Anup Nayak, Dimitris Pantelakis, Fariborz Golshani, Derwin Mattos
-
Patent number: 6292766Abstract: The present invention is a simulation tool input file generator implemented in a computer system that permits a designer to efficiently and effectively create and modify electrical circuit simulation tool input files. The simulation tool input file generator permits a user to conveniently enter high level circuit description information in user friendly formats such as an easy to use GUI. Based upon the information provided by a user, the present invention assembles data including circuit description files stored in a memory and produces a detailed simulation tool input files.Type: GrantFiled: December 18, 1998Date of Patent: September 18, 2001Assignee: VLSI Technology, Inc.Inventors: Derwin Mattos, Henry Jen, Saeid Moshkelani
-
Patent number: 5748019Abstract: A circuit for producing a buffered output includes a power source, a ground, a circuit input, a circuit output, a voltage reference source, a current control pre-driver and an output driver. The circuit input receives an input signal. The circuit output produces an output signal. The voltage reference source generates a reference voltage. The current control pre-driver includes a first current source, a second current source, and control logic. The first current source is connected to the power source and has a first control input. The second current source is connected to the ground and has a second control input. The control logic is connected to the circuit input, to the voltage reference source, to the first control input of the first current source and to the second control input of the second current source. In response to a first voltage value of the input signal on the circuit input, the control logic turns off the second current source and turns on the first current source.Type: GrantFiled: May 15, 1997Date of Patent: May 5, 1998Assignee: VLSI Technology, Inc.Inventors: Belle Wong, Donald Lee, Derwin Mattos