Patents by Inventor DeviPrasad Natesan
DeviPrasad Natesan has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10284318Abstract: In one example, a network controller manages a network having many network devices. Network devices can receive the timing flow port role assignments from the network controller based on the controller's global view of the network topology. The controller can also calculate timing offsets to be applied to the network devices, based on timestamp information obtained by the network devices via exchanging time synchronization protocol messages, and the controller can update time clocks on all of the network devices within a single window of time, based on a timing offsets calculated in single iteration of calculations.Type: GrantFiled: June 7, 2018Date of Patent: May 7, 2019Assignee: Juniper Networks, Inc.Inventors: Abhijit Kumar Choudhury, Murthy Garikiparthi, DeviPrasad Natesan, James Michael Murphy, Meenakshi Sundaram Subramanian
-
Patent number: 9998247Abstract: In one example, a network controller manages a network having many network devices. Network devices can receive the timing flow port role assignments from the network controller based on the controller's global view of the network topology. The controller can also calculate timing offsets to be applied to the network devices, based on timestamp information obtained by the network devices via exchanging time synchronization protocol messages, and the controller can update time clocks on all of the network devices within a single window of time, based on a timing offsets calculated in single iteration of calculations.Type: GrantFiled: December 30, 2014Date of Patent: June 12, 2018Assignee: Juniper Networks, Inc.Inventors: Abhijit Kumar Choudhury, Murthy Garikiparthi, DeviPrasad Natesan, James Michael Murphy, Meenakshi Sundaram Subramanian
-
Patent number: 9621290Abstract: An apparatus and method are described for compensating for frequency and phase variations of electronic components by processing packet delay values. In one embodiment, a packet delay determination module determines packet delay values based on time values associated with a first and a second electronic component. A packet delay selection module selects a subset of the packet delay values based on the maximum frequency drift of the first electronic component. A statistical parameter determination module evaluates a first and a second parameter based on portions of the subset of packet delay values. A validation module validates the parameters when each portion the subset of packet delay values includes a minimum of at least two packet delay values. An adjustment module compensates for at least one of a frequency variation and a phase variation of the first electronic component based on the parameters if the parameters are both validated.Type: GrantFiled: March 29, 2016Date of Patent: April 11, 2017Assignee: Juniper Networks, Inc.Inventors: Charles F. Barry, Meenakshi S. Subramanian, Feng Frank Pan, Tian (Alan) Shen, Philip Kruzinski, Guochun (George) Zhao, DeviPrasad Natesan, David R. Jorgensen
-
Publication number: 20160211937Abstract: An apparatus and method are described for compensating for frequency and phase variations of electronic components by processing packet delay values. In one embodiment, a packet delay determination module determines packet delay values based on time values associated with a first and a second electronic component. A packet delay selection module selects a subset of the packet delay values based on the maximum frequency drift of the first electronic component. A statistical parameter determination module evaluates a first and a second parameter based on portions of the subset of packet delay values. A validation module validates the parameters when each portion the subset of packet delay values includes a minimum of at least two packet delay values. An adjustment module compensates for at least one of a frequency variation and a phase variation of the first electronic component based on the parameters if the parameters are both validated.Type: ApplicationFiled: March 29, 2016Publication date: July 21, 2016Applicant: Juniper Networks, Inc.Inventors: Charles F. Barry, Meenakshi S. Subramanian, Feng Frank Pan, Tian (Alan) Shen, Philip Kruzinski, Guochun (George) Zhao, DeviPrasad Natesan, David R. Jorgensen
-
Patent number: 9319164Abstract: An apparatus and method are described for compensating for frequency and phase variations of electronic components by processing packet delay values. In one embodiment, a packet delay determination module determines packet delay values based on time values associated with a first and a second electronic component. A packet delay selection module selects a subset of the packet delay values based on the maximum frequency drift of the first electronic component. A statistical parameter determination module evaluates a first and a second parameter based on portions of the subset of packet delay values. A validation module validates the parameters when each portion the subset of packet delay values includes a minimum of at least two packet delay values. An adjustment module compensates for at least one of a frequency variation and a phase variation of the first electronic component based on the parameters if the parameters are both validated.Type: GrantFiled: July 17, 2013Date of Patent: April 19, 2016Assignee: Juniper Networks, Inc.Inventors: Charles F. Barry, Meenakshi S. Subramanian, Feng Frank Pan, Tian (Alan) Shen, Philip Kruzinski, Guochun (George) Zhao, DeviPrasad Natesan, David R. Jorgensen
-
Patent number: 8954609Abstract: In one example, network device includes a control unit having one or more hardware-based microprocessors and an interface. The interface can receive a first time synchronization message from a master device that comprises a first TTL value. The first TTL value can be indicative of a number of hops traversed by the first time synchronization message. The interface can subsequently receive a second time synchronization message from the master device that comprises a second TTL value that is is indicative of a number of hops traversed by the second time synchronization message. The network device can also include a timing module that determines a time adjustment based at least in part on the determination that the first and second TTL values are different, and applies the time adjustment to update the time of the network device.Type: GrantFiled: April 25, 2012Date of Patent: February 10, 2015Assignee: Juniper Networks, Inc.Inventors: Keith E. Holleman, Murthy Garikiparthi, Meenakshi Sundaram Subramanian, DeviPrasad Natesan, Philip Kruzinski
-
Patent number: 8670459Abstract: An apparatus and method of scheduling timing packets to enhance time distribution includes an improved apparatus in a system in which at least one of time and frequency information is derived based on information distributed in timing packets, at least some of the timing packets being transmitted by or received by the apparatus. The improvement includes a scheduling module that determines a first packet transmission time offset of a first timing packet based on a first predetermined identifier associated with the apparatus, and a second packet transmission time offset of a second timing packet based on the first packet transmission time offset and a timing packet spacing that is independent of the first predetermined identifier. The improvement further includes a transmission module that transmits the first timing packet based on the first packet transmission time offset, and the second timing packet based on the second packet transmission time offset.Type: GrantFiled: November 30, 2009Date of Patent: March 11, 2014Assignee: Juniper Networks, Inc.Inventors: Charles Frederick Barry, Tian (Alan) Shen, Feng Frank Pan, DeviPrasad Natesan
-
Publication number: 20130301660Abstract: An apparatus and method are described for compensating for frequency and phase variations of electronic components by processing packet delay values. In one embodiment, a packet delay determination module determines packet delay values based on time values associated with a first and a second electronic component. A packet delay selection module selects a subset of the packet delay values based on the maximum frequency drift of the first electronic component. A statistical parameter determination module evaluates a first and a second parameter based on portions of the subset of packet delay values. A validation module validates the parameters when each portion the subset of packet delay values includes a minimum of at least two packet delay values. An adjustment module compensates for at least one of a frequency variation and a phase variation of the first electronic component based on the parameters if the parameters are both validated.Type: ApplicationFiled: July 17, 2013Publication date: November 14, 2013Applicant: Juniper Networks, Inc.Inventors: Charles F. Barry, Meenakshi S. Subramanian, Feng Frank Pan, Tian (Alan) Shen, Philip Kruzinski, Guochun (George) Zhao, DeviPrasad Natesan, David R. Jorgensen
-
Patent number: 8494011Abstract: An apparatus and method are described for compensating for frequency and phase variations of electronic components by processing packet delay values. In one embodiment, a packet delay determination module determines packet delay values based on time values associated with a first and a second electronic component. A packet delay selection module selects a subset of the packet delay values based on the maximum frequency drift of the first electronic component. A statistical parameter determination module evaluates a first and a second parameter based on portions of the subset of packet delay values. A validation module validates the parameters when each portion the subset of packet delay values includes a minimum of at least two packet delay values. An adjustment module compensates for at least one of a frequency variation and a phase variation of the first electronic component based on the parameters if the parameters are both validated.Type: GrantFiled: September 13, 2012Date of Patent: July 23, 2013Assignee: Juniper Networks, Inc.Inventors: Charles F. Barry, Meenakshi S. Subramanian, Feng Frank Pan, Tian Alan Shen, Philip Kruzinski, Guochun George Zhao, DeviPrasad Natesan, David R. Jorgensen
-
Publication number: 20130010815Abstract: An apparatus and method are described for compensating for frequency and phase variations of electronic components by processing packet delay values. In one embodiment, a packet delay determination module determines packet delay values based on time values associated with a first and a second electronic component. A packet delay selection module selects a subset of the packet delay values based on the maximum frequency drift of the first electronic component. A statistical parameter determination module evaluates a first and a second parameter based on portions of the subset of packet delay values. A validation module validates the parameters when each portion the subset of packet delay values includes a minimum of at least two packet delay values. An adjustment module compensates for at least one of a frequency variation and a phase variation of the first electronic component based on the parameters if the parameters are both validated.Type: ApplicationFiled: September 13, 2012Publication date: January 10, 2013Applicant: Juniper Networks, Inc.Inventors: Charles F. Barry, Meenakshi S. Subramanian, Feng Frank Pan, Tian (Alan) Shen, Philip Kruzinski, Guochun (George) Zhao, DeviPrasad Natesan, David R. Jorgensen
-
Patent number: 8270438Abstract: An apparatus and method are described for compensating for frequency and phase variations of electronic components by processing packet delay values. In one embodiment, a packet delay determination module determines packet delay values based on time values associated with a first and a second electronic component. A packet delay selection module selects a subset of the packet delay values based on the maximum frequency drift of the first electronic component. A statistical parameter determination module evaluates a first and a second parameter based on portions of the subset of packet delay values. A validation module validates the parameters when each portion the subset of packet delay values includes a minimum of at least two packet delay values. An adjustment module compensates for at least one of a frequency variation and a phase variation of the first electronic component based on the parameters if the parameters are both validated.Type: GrantFiled: August 30, 2011Date of Patent: September 18, 2012Assignee: Juniper Networks, Inc.Inventors: Charles F. Barry, Meenakshi S. Subramanian, Feng Frank Pan, Tian Alan Shen, Philip Kruzinski, Guochun George Zhao, DeviPrasad Natesan, David R. Jorgensen
-
Publication number: 20110310766Abstract: An apparatus and method are described for compensating for frequency and phase variations of electronic components by processing packet delay values. In one embodiment, a packet delay determination module determines packet delay values based on time values associated with a first and a second electronic component. A packet delay selection module selects a subset of the packet delay values based on the maximum frequency drift of the first electronic component. A statistical parameter determination module evaluates a first and a second parameter based on portions of the subset of packet delay values. A validation module validates the parameters when each portion the subset of packet delay values includes a minimum of at least two packet delay values. An adjustment module compensates for at least one of a frequency variation and a phase variation of the first electronic component based on the parameters if the parameters are both validated.Type: ApplicationFiled: August 30, 2011Publication date: December 22, 2011Applicant: JUNIPER NETWORKS, INC.Inventors: Charles F. Barry, Meenakshi S. Subramanian, Feng Frank Pan, Tian (Alan) Shen, Philip Kruzinski, Guochun George Zhao, DeviPrasad Natesan, David R. Jorgensen
-
Patent number: 8031747Abstract: An apparatus and method are described for compensating for frequency and phase variations of electronic components by processing packet delay values. In one embodiment, a packet delay determination module determines packet delay values based on time values associated with a first and a second electronic component. A packet delay selection module selects a subset of the packet delay values based on the maximum frequency drift of the first electronic component. A statistical parameter determination module evaluates a first and a second parameter based on portions of the subset of packet delay values A validation module validates the parameters when each portion the subset of packet delay values includes a minimum of at least two packet delay values. An adjustment module compensates for at least one of a frequency variation and a phase variation of the first electronic component based on the parameters if the parameters are both validated.Type: GrantFiled: April 29, 2009Date of Patent: October 4, 2011Assignee: Juniper Networks, Inc.Inventors: Charles F. Barry, Meenakshi S. Subramanian, Feng Frank Pan, Tian (Alan) Shen, Philip Kruzinski, Guochun (George) Zhao, DeviPrasad Natesan, David R. Jorgensen
-
Publication number: 20110128976Abstract: An apparatus and method of scheduling timing packets to enhance time distribution includes an improved apparatus in a system in which at least one of time and frequency information is derived based on information distributed in timing packets, at least some of the timing packets being transmitted by or received by the apparatus. The improvement includes a scheduling module that determines a first packet transmission time offset of a first timing packet based on a first predetermined identifier associated with the apparatus, and a second packet transmission time offset of a second timing packet based on the first packet transmission time offset and a timing packet spacing that is independent of the first predetermined identifier. The improvement further includes a transmission module that transmits the first timing packet based on the first packet transmission time offset, and the second timing packet based on the second packet transmission time offset.Type: ApplicationFiled: November 30, 2009Publication date: June 2, 2011Inventors: Charles Frederick Barry, Tian (Alan) Shen, Feng Frank Pan, DeviPrasad Natesan
-
Publication number: 20100278055Abstract: An apparatus and method are described for compensating for frequency and phase variations of electronic components by processing packet delay values. In one embodiment, a packet delay determination module determines packet delay values based on time values associated with a first and a second electronic component. A packet delay selection module selects a subset of the packet delay values based on the maximum frequency drift of the first electronic component. A statistical parameter determination module evaluates a first and a second parameter based on portions of the subset of packet delay values A validation module validates the parameters when each portion the subset of packet delay values includes a minimum of at least two packet delay values. An adjustment module compensates for at least one of a frequency variation and a phase variation of the first electronic component based on the parameters if the parameters are both validated.Type: ApplicationFiled: April 29, 2009Publication date: November 4, 2010Inventors: Charles F. Barry, Meenakshi S. Subramanian, Feng Frank Pan, Tian (Alan) Shen, Philip Kruzinski, Guochun (George) Zhao, DeviPrasad Natesan, David R. Jorgensen