Patents by Inventor Dhruvaraj Subhashchandran
Dhruvaraj Subhashchandran has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10936403Abstract: A set of processors in a symmetric multiprocessor (SMP) system are deconfigured following a first failed processor to return the SMP system to a symmetric state. One or more deconfiguration options are identified, and a respective cost is calculated for each deconfiguration option. A deconfiguration option is selected and applied to the SMP system based on the respective costs of the one or more identified deconfiguration options.Type: GrantFiled: December 11, 2019Date of Patent: March 2, 2021Assignee: International Business Machines CorporationInventors: Jayanth Othayoth, Venkatesh Sainath, Vishwanatha Subbanna, Dhruvaraj Subhashchandran
-
Patent number: 10915332Abstract: In an approach for selecting a boot-up path in a multi-node server, a processor receives a first set of computing capability data for a first boot-up path of a server and a second set of computing capability data for a second boot-up path of the server. A processor compares the first set of computing capability data to the second set of computing capability data. A processor determines that the first boot-up path has greater computing capabilities than the second boot-up path based on the comparison. Responsive to determining the first boot-up path has greater computing capabilities, a processor boots-up the server using the first boot-up path.Type: GrantFiled: July 9, 2019Date of Patent: February 9, 2021Assignee: International Business Machines CorporationInventors: Raja Das, Venkatesh Sainath, Vishwanatha Subbanna, Dhruvaraj Subhashchandran Pillai
-
Patent number: 10623383Abstract: Disclosed aspects relate to symmetric multiprocessing (SMP) management. A first SMP topology may be identified by a service processor firmware. The first SMP topology may indicate a first set of connection paths for a plurality of processor chips of a multi-node server. A second SMP topology may be identified by the service processor firmware. The second SMP topology may indicate a second set of connection paths for the plurality of processor chips of the multi-node server. The second SMP topology may differ from the first SMP topology. An error event related to the first SMP topology may be detected. A set of traffic may be routed using the second SMP topology. The set of traffic may be routed by the service processor firmware in response to detecting the error event related to the first SMP topology.Type: GrantFiled: June 27, 2018Date of Patent: April 14, 2020Assignee: International Business Machines CorporationInventors: Deepak Kodihalli, Venkatesh Sainath, Dhruvaraj Subhashchandran
-
Publication number: 20200110657Abstract: A set of processors in a symmetric multiprocessor (SMP) system are deconfigured following a first failed processor to return the SMP system to a symmetric state. One or more deconfiguration options are identified, and a respective cost is calculated for each deconfiguration option. A deconfiguration option is selected and applied to the SMP system based on the respective costs of the one or more identified deconfiguration options.Type: ApplicationFiled: December 11, 2019Publication date: April 9, 2020Inventors: Jayanth Othayoth, Venkatesh Sainath, Vishwanatha Subbanna, Dhruvaraj Subhashchandran
-
Patent number: 10579467Abstract: A set of processors in a symmetric multiprocessor (SMP) system are deconfigured following a first failed processor to return the SMP system to a symmetric state. One or more deconfiguration options are identified, and a respective cost is calculated for each deconfiguration option. A deconfiguration option is selected and applied to the SMP system based on the respective costs of the one or more identified deconfiguration options.Type: GrantFiled: September 13, 2018Date of Patent: March 3, 2020Assignee: International Business Machines CorporationInventors: Jayanth Othayoth, Venkatesh Sainath, Vishwanatha Subbanna, Dhruvaraj Subhashchandran
-
Publication number: 20190332395Abstract: In an approach for selecting a boot-up path in a multi-node server, a processor receives a first set of computing capability data for a first boot-up path of a server and a second set of computing capability data for a second boot-up path of the server. A processor compares the first set of computing capability data to the second set of computing capability data. A processor determines that the first boot-up path has greater computing capabilities than the second boot-up path based on the comparison. Responsive to determining the first boot-up path has greater computing capabilities, a processor boots-up the server using the first boot-up path.Type: ApplicationFiled: July 9, 2019Publication date: October 31, 2019Inventors: Raja Das, Venkatesh Sainath, Vishwanatha Subbanna, Dhruvaraj Subhashchandran Pillai
-
Patent number: 10387165Abstract: In an approach for selecting a boot-up path in a multi-node server, a processor receives a first set of computing capability data for a first boot-up path of a server and a second set of computing capability data for a second boot-up path of the server. A processor compares the first set of computing capability data to the second set of computing capability data. A processor determines that the first boot-up path has greater computing capabilities than the second boot-up path based on the comparison. Responsive to determining the first boot-up path has greater computing capabilities, a processor boots-up the server using the first boot-up path.Type: GrantFiled: October 25, 2016Date of Patent: August 20, 2019Assignee: International Business Machines CorporationInventors: Raja Das, Venkatesh Sainath, Vishwanatha Subbanna, Dhruvaraj Subhashchandran Pillai
-
Patent number: 10375038Abstract: Disclosed aspects relate to symmetric multiprocessing (SMP) management. A first SMP topology may be identified by a service processor firmware. The first SMP topology may indicate a first set of connection paths for a plurality of processor chips of a multi-node server. A second SMP topology may be identified by the service processor firmware. The second SMP topology may indicate a second set of connection paths for the plurality of processor chips of the multi-node server. The second SMP topology may differ from the first SMP topology. An error event related to the first SMP topology may be detected. A set of traffic may be routed using the second SMP topology. The set of traffic may be routed by the service processor firmware in response to detecting the error event related to the first SMP topology.Type: GrantFiled: November 30, 2016Date of Patent: August 6, 2019Assignee: International Business Machines CorporationInventors: Deepak Kodihalli, Venkatesh Sainath, Dhruvaraj Subhashchandran
-
Publication number: 20190012225Abstract: A set of processors in a symmetric multiprocessor (SMP) system are deconfigured following a first failed processor to return the SMP system to a symmetric state. One or more deconfiguration options are identified, and a respective cost is calculated for each deconfiguration option. A deconfiguration option is selected and applied to the SMP system based on the respective costs of the one or more identified deconfiguration options.Type: ApplicationFiled: September 13, 2018Publication date: January 10, 2019Inventors: Jayanth Othayoth, Venkatesh Sainath, Vishwanatha Subbanna, Dhruvaraj Subhashchandran
-
Patent number: 10146613Abstract: A set of processors in a symmetric multiprocessor (SMP) system are deconfigured following a first failed processor to return the SMP system to a symmetric state. One or more deconfiguration options are identified, and a respective cost is calculated for each deconfiguration option. A deconfiguration option is selected and applied to the SMP system based on the respective costs of the one or more identified deconfiguration options.Type: GrantFiled: October 14, 2015Date of Patent: December 4, 2018Assignee: International Business Machines CorporationInventors: Jayanth Othayoth, Venkatesh Sainath, Vishwanatha Subbanna, Dhruvaraj Subhashchandran
-
Publication number: 20180309736Abstract: Disclosed aspects relate to symmetric multiprocessing (SMP) management. A first SMP topology may be identified by a service processor firmware. The first SMP topology may indicate a first set of connection paths for a plurality of processor chips of a multi-node server. A second SMP topology may be identified by the service processor firmware. The second SMP topology may indicate a second set of connection paths for the plurality of processor chips of the multi-node server. The second SMP topology may differ from the first SMP topology. An error event related to the first SMP topology may be detected. A set of traffic may be routed using the second SMP topology. The set of traffic may be routed by the service processor firmware in response to detecting the error event related to the first SMP topology.Type: ApplicationFiled: June 27, 2018Publication date: October 25, 2018Inventors: Deepak Kodihalli, Venkatesh Sainath, Dhruvaraj Subhashchandran
-
Publication number: 20180152422Abstract: Disclosed aspects relate to symmetric multiprocessing (SMP) management. A first SMP topology may be identified by a service processor firmware. The first SMP topology may indicate a first set of connection paths for a plurality of processor chips of a multi-node server. A second SMP topology may be identified by the service processor firmware. The second SMP topology may indicate a second set of connection paths for the plurality of processor chips of the multi-node server. The second SMP topology may differ from the first SMP topology. An error event related to the first SMP topology may be detected. A set of traffic may be routed using the second SMP topology. The set of traffic may be routed by the service processor firmware in response to detecting the error event related to the first SMP topology.Type: ApplicationFiled: November 30, 2016Publication date: May 31, 2018Inventors: Deepak Kodihalli, Venkatesh Sainath, Dhruvaraj Subhashchandran
-
Publication number: 20180113716Abstract: In an approach for selecting a boot-up path in a multi-node server, a processor receives a first set of computing capability data for a first boot-up path of a server and a second set of computing capability data for a second boot-up path of the server. A processor compares the first set of computing capability data to the second set of computing capability data. A processor determines that the first boot-up path has greater computing capabilities than the second boot-up path based on the comparison. Responsive to determining the first boot-up path has greater computing capabilities, a processor boots-up the server using the first boot-up path.Type: ApplicationFiled: October 25, 2016Publication date: April 26, 2018Inventors: Raja Das, Venkatesh Sainath, Vishwanatha Subbanna, Dhruvaraj Subhashchandran Pillai
-
Publication number: 20170109228Abstract: A set of processors in a symmetric multiprocessor (SMP) system are deconfigured following a first failed processor to return the SMP system to a symmetric state. One or more deconfiguration options are identified, and a respective cost is calculated for each deconfiguration option. A deconfiguration option is selected and applied to the SMP system based on the respective costs of the one or more identified deconfiguration options.Type: ApplicationFiled: October 14, 2015Publication date: April 20, 2017Inventors: Jayanth Othayoth, Venkatesh Sainath, Vishwanatha Subbanna, Dhruvaraj Subhashchandran