Patents by Inventor Donald Disney
Donald Disney has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20190020272Abstract: Integrated circuits, wafer level integrated III-V power device and CMOS driver device packages, and methods for fabricating products with integrated III-V power devices and silicon-based driver devices are provided. In an embodiment, a boost converter circuit includes an inductor; a power switch having a conducting state and blocking state; and a control circuit for controlling the power switch from the conducting state to the blocking state for controlling flow of the current in the inductor, wherein the control circuit comprises a silicon integrated circuit comprising bipolar CMOS transistors, wherein when the power switch comprises a first GaN transistor, and wherein the power switch and silicon integrated circuit are electrically and mechanically coupled by way of flip chip bonding.Type: ApplicationFiled: July 12, 2017Publication date: January 17, 2019Inventors: Donald DISNEY, Fanyi MENG, Xiang YI, Chirn Chye BOON
-
Patent number: 9281393Abstract: A semiconductor device with a substrate, an epitaxy layer formed on the substrate, a plurality of deep wells formed in the epitaxy layer, a plurality of trench gate MOSFET units each of which is formed in top of the epitaxy layer between two adjacent deep well, wherein a trench gate of the trench gate MOSFET unit is shallower than half of the distance between two adjacent deep wells, which may reduce the product of on-state resistance and the gate charge of the semiconductor device.Type: GrantFiled: March 1, 2013Date of Patent: March 8, 2016Assignee: Chengdu Monolithic Power Systems Co., Ltd.Inventors: Rongyao Ma, Tiesheng Li, Donald Disney, Lei Zhang
-
Publication number: 20150249124Abstract: A super junction structural semiconductor device with a substantially rectangle-shaped first region, and a second region surrounding the periphery of the first region; trench gate MOSFET units in the first region comprising a plurality of trench gate regions and a first plurality of pillars; a body region between the trench gate regions and the first plurality of pillars; a second plurality of pillars in the second region extending along a corresponding side of the first region comprising a plurality of lateral pillars and a plurality of longitudinal pillars, wherein in a corner part of the second region, ends of the plurality of lateral pillars and ends of the plurality of longitudinal pillars are stagger and separated apart from each other.Type: ApplicationFiled: May 18, 2015Publication date: September 3, 2015Inventors: Rongyao Ma, Tiesheng Li, Donald Disney, Lei Zhang
-
Publication number: 20140159143Abstract: A semiconductor device with a substrate, an epitaxy layer formed on the substrate, a plurality of deep wells formed in the epitaxy layer, a plurality of trench gate MOSFET units each of which is formed in top of the epitaxy layer between two adjacent deep well, wherein a trench gate of the trench gate MOSFET unit is shallower than half of the distance between two adjacent deep wells, which may reduce the product of on-state resistance and the gate charge of the semiconductor device.Type: ApplicationFiled: March 1, 2013Publication date: June 12, 2014Applicant: CHENGDU MONOLITHIC POWER SYSTEMS CO., LTD.Inventors: Rongyao Ma, Tiesheng Li, Donald Disney, Lei Zhang
-
Publication number: 20130234245Abstract: A super junction structural semiconductor device with a substantially rectangle-shaped first region, and a second region surrounding the periphery of the first region; trench gate MOSFET units in the first region comprising a plurality of trench gate regions and a first plurality of pillars; a body region between the trench gate regions and the first plurality of pillars; a second plurality of pillars in the second region extending along a corresponding side of the first region comprising a plurality of lateral pillars and a plurality of longitudinal pillars, wherein in a corner part of the second region, ends of the plurality of lateral pillars and ends of the plurality of longitudinal pillars are stagger and separated apart from each other.Type: ApplicationFiled: March 6, 2013Publication date: September 12, 2013Applicant: Chengdu Monolithic Power Systems Co., Ltd.Inventors: Rongyao Ma, Tiesheng Li, Donald Disney, Lei Zhang
-
Publication number: 20130153999Abstract: A trench gate MOSFET device has a drain region, a drift region, a trench gate having a gate electrode and a poly-silicon region, a super junction pillar juxtaposing the trench gate, a body region and a source region. By the interaction among the trench gate, the drift region and the super junction pillar, the break down voltage of the trench gate MOSFET device may be relatively high while the on-state resistance of the trench gate MOSFET device may be maintained relatively small.Type: ApplicationFiled: December 20, 2012Publication date: June 20, 2013Inventors: Lei Zhang, Donald Disney, Tiesheng Li, Rongyao Ma
-
Publication number: 20100230790Abstract: A power semiconductor product includes a carrier attached to a leadframe. An insulating layer is formed on the carrier and two or more conductive plates are patterned on the insulating layer. A control IC is attached to one of these conductive plates and a power transistor is attached to the other. Bond wires connect the first conductive plate to a pin on the leadframe. Additional bond wires attach the control IC to pins on the leadframe and form connections between the control IC and the power transistor.Type: ApplicationFiled: March 12, 2009Publication date: September 16, 2010Applicant: ADVANCED ANALOGIC TECHNOLOGIES, INC.Inventor: Donald Disney
-
Publication number: 20100232081Abstract: A power integrated circuit with internal over-voltage protection includes a power transistor monolithically integrated with a sense element and a control circuit. The power transistor is connected to an output terminal that is connected (or is connectable) to an external load. The sense element is connected to the output terminal in parallel with the power transistor. The sense element is constructed to be similar to the power transistor except that the sense element has a lower breakdown voltage. When the voltage of the output terminal exceeds the breakdown voltage of the sense element a breakdown current flows from the gate of the sense element to the control circuit. Inside the control circuit, a comparator or other over-voltage protection circuit monitors this feedback and controls the power transistor accordingly to protect the power integrated circuit from damage.Type: ApplicationFiled: March 12, 2009Publication date: September 16, 2010Applicant: ADVANCED ANALOGIC TECHNOLOGIES, INC.Inventor: Donald Disney
-
Publication number: 20080101098Abstract: A technique for controlling a power supply with power supply control element with a tap element. An example power supply control element includes a power transistor that has first and second main terminals, a control terminal and a tap terminal. A control circuit is coupled to the control terminal. The tap terminal and the second main terminal of the power transistor are to control switching of the power transistor. The tap terminal is coupled to provide a signal to the control circuit substantially proportional to a voltage between the first and second main terminals when the voltage is less than a pinch off voltage. The tap terminal is coupled to provide a substantially constant voltage that is less than the voltage between the first and second main terminals to the control circuit when the voltage between the first and second main terminals is greater than the pinch-off voltage.Type: ApplicationFiled: January 2, 2008Publication date: May 1, 2008Applicant: POWER INTEGRATIONS, INC.Inventor: Donald Disney
-
Publication number: 20080102581Abstract: A high-voltage transistor includes first and second trenches that define a mesa in a semiconductor substrate. First and second field plate members are respectively disposed in the first and second trenches, with each of the first and second field plate members being separated from the mesa by a dielectric layer. The mesa includes a plurality of sections, each section having a substantially constant doping concentration gradient, the gradient of one section being at least 10% greater than the gradient of another section. It is emphasized that this abstract is provided to comply with the rules requiring an abstract that will allow a searcher or other reader to quickly ascertain the subject matter of the technical disclosure. It is submitted with the understanding that it will not be used to interpret or limit the scope or meaning of the claims.Type: ApplicationFiled: December 19, 2007Publication date: May 1, 2008Applicant: Power Integrations, Inc.Inventors: Sujit Banerjee, Donald Disney
-
Publication number: 20080067586Abstract: All low-temperature processes are used to fabricate a variety of semiconductor devices in a substrate the does not include an epitaxial layer. The devices include a non-isolated lateral DMOS, a non-isolated extended drain or drifted MOS device, a lateral trench DMOS, an isolated lateral DMOS, JFET and depletion-mode devices, and P-N diode clamps and rectifiers and junction terminations. Since the processes eliminate the need for high temperature processing and employ “as-implanted” dopant profiles, they constitute a modular architecture which allows devices to be added or omitted to the IC without the necessity of altering the processes used to produce the remaining devices.Type: ApplicationFiled: November 5, 2007Publication date: March 20, 2008Applicant: Advanced Analogic Technologies, Inc.Inventors: Richard Williams, Donald Disney, Jun-Wei Chen, Wai Chan, HyungSik Ryu
-
Publication number: 20080067588Abstract: All low-temperature processes are used to fabricate a variety of semiconductor devices in a substrate the does not include an epitaxial layer. The devices include a non-isolated lateral DMOS, a non-isolated extended drain or drifted MOS device, a lateral trench DMOS, an isolated lateral DMOS, JFET and depletion-mode devices, and P-N diode clamps and rectifiers and junction terminations. Since the processes eliminate the need for high temperature processing and employ “as-implanted” dopant profiles, they constitute a modular architecture which allows devices to be added or omitted to the IC without the necessity of altering the processes used to produce the remaining devices.Type: ApplicationFiled: November 5, 2007Publication date: March 20, 2008Applicant: Advanced Analogic Technologies, Inc.Inventors: Richard Williams, Donald Disney, Jun-Wei Chen, Wai Chan, HyungSik Ryu
-
Publication number: 20080067585Abstract: All low-temperature processes are used to fabricate a variety of semiconductor devices in a substrate the does not include an epitaxial layer. The devices include a non-isolated lateral DMOS, a non-isolated extended drain or drifted MOS device, a lateral trench DMOS, an isolated lateral DMOS, JFET and depletion-mode devices, and P-N diode clamps and rectifiers and junction terminations. Since the processes eliminate the need for high temperature processing and employ “as-implanted” dopant profiles, they constitute a modular architecture which allows devices to be added or omitted to the IC without the necessity of altering the processes used to produce the remaining devices.Type: ApplicationFiled: November 5, 2007Publication date: March 20, 2008Applicants: Advanced Analogic Technologies, Inc., Advanced Analogic Technologies (Hong Kong) LimitedInventors: Richard Williams, Donald Disney, Jun-Wei Chen, Wai Chan, Hyung Ryu
-
Publication number: 20080061368Abstract: All low-temperature processes are used to fabricate a variety of semiconductor devices in a substrate the does not include an epitaxial layer. The devices include a non-isolated lateral DMOS, a non-isolated extended drain or drifted MOS device, a lateral trench DMOS, an isolated lateral DMOS, JFET and depletion-mode devices, and P-N diode clamps and rectifiers and junction terminations. Since the processes eliminate the need for high temperature processing and employ “as-implanted” dopant profiles, they constitute a modular architecture which allows devices to be added or omitted to the IC without the necessity of altering the processes used to produce the remaining devices.Type: ApplicationFiled: November 5, 2007Publication date: March 13, 2008Applicant: Advanced Analogic Technologies, Inc.Inventors: Richard Williams, Donald Disney
-
Publication number: 20080061367Abstract: All low-temperature processes are used to fabricate a variety of semiconductor devices in a substrate the does not include an epitaxial layer. The devices include a non-isolated lateral DMOS, a non-isolated extended drain or drifted MOS device, a lateral trench DMOS, an isolated lateral DMOS, JFET and depletion-mode devices, and P-N diode clamps and rectifiers and junction terminations. Since the processes eliminate the need for high temperature processing and employ “as-implanted” dopant profiles, they constitute a modular architecture which allows devices to be added or omitted to the IC without the necessity of altering the processes used to produce the remaining devices.Type: ApplicationFiled: November 5, 2007Publication date: March 13, 2008Applicant: Advanced Analogic Technologies, Inc.Inventors: Richard Williams, Donald Disney
-
Publication number: 20080061400Abstract: All low-temperature processes are used to fabricate a variety of semiconductor devices in a substrate the does not include an epitaxial layer. The devices include a non-isolated lateral DMOS, a non-isolated extended drain or drifted MOS device, a lateral trench DMOS, an isolated lateral DMOS, JFET and depletion-mode devices, and P-N diode clamps and rectifiers and junction terminations. Since the processes eliminate the need for high temperature processing and employ “as-implanted” dopant profiles, they constitute a modular architecture which allows devices to be added or omitted to the IC without the necessity of altering the processes used to produce the remaining devices.Type: ApplicationFiled: November 5, 2007Publication date: March 13, 2008Applicant: Advanced Analogic Technologies, Inc.Inventors: Richard Williams, Donald Disney
-
Publication number: 20080048287Abstract: A variety of isolation structures for semiconductor substrates include a trench formed in the substrate that is filled with a dielectric material or filled with a conductive material and lined with a dielectric layer along the walls of the trench. The trench may be used in combination with doped sidewall isolation regions. Both the trench and the sidewall isolation regions may be annular and enclose an isolated pocket of the substrate. The isolation structures are formed by modular implant and etch processes that do not include significant thermal processing or diffusion of dopants so that the resulting structures are compact and may be tightly packed in the surface of the substrate.Type: ApplicationFiled: August 8, 2007Publication date: February 28, 2008Applicants: Advanced Analogic Technologies, Inc., Advanced Analogic Technologies (Hong kong) LimitedInventors: Richard Williams, Donald Disney, Wai Chan
-
Publication number: 20080042232Abstract: A variety of isolation structures for semiconductor substrates include a trench formed in the substrate that is filled with a dielectric material or filled with a conductive material and lined with a dielectric layer along the walls of the trench. The trench may be used in combination with doped sidewall isolation regions. Both the trench and the sidewall isolation regions may be annular and enclose an isolated pocket of the substrate. The isolation structures are formed by modular implant and etch processes that do not include significant thermal processing or diffusion of dopants so that the resulting structures are compact and may be tightly packed in the surface of the substrate.Type: ApplicationFiled: August 8, 2007Publication date: February 21, 2008Applicants: Advanced Analogic Technologies, Inc., Advanced Analogic Technologies (Hong Kong) LimitedInventors: Richard Williams, Donald Disney, Wai Chan, Jun-Wei Chen, HyungSik Ryu
-
Publication number: 20080044978Abstract: A variety of isolation structures for semiconductor substrates include a trench formed in the substrate that is filled with a dielectric material or filled with a conductive material and lined with a dielectric layer along the walls of the trench. The trench may be used in combination with doped sidewall isolation regions. Both the trench and the sidewall isolation regions may be annular and enclose an isolated pocket of the substrate. The isolation structures are formed by modular implant and etch processes that do not include significant thermal processing or diffusion of dopants so that the resulting structures are compact and may be tightly packed in the surface of the substrate.Type: ApplicationFiled: August 8, 2007Publication date: February 21, 2008Applicants: Advanced Analogic Technologies, Inc., Advanced Analogic Technologies (Hong Kong) LimitedInventors: Richard Williams, Donald Disney, Wai Chan
-
Publication number: 20070293002Abstract: A method for fabricating a high-voltage transistor with an extended drain region includes forming in a semiconductor substrate of a first conductivity type, first and second trenches that define a mesa having respective first and second sidewalls partially filling each of the trenches with a dielectric material that covers the first and second sidewalls. The remaining portions of the trenches are then filled with a conductive material to form first and second field plates. Source and body regions are formed in an upper portion of the mesa, with the body region separating the source from a lower portion of the mesa. It is emphasized that this abstract is provided to comply with the rules requiring an abstract that will allow a searcher or other reader to quickly ascertain the subject matter of the technical disclosure. It is submitted with the understanding that it will not be used to interpret or limit the scope or meaning of the claims. 37 CFR 1.72(b).Type: ApplicationFiled: May 29, 2007Publication date: December 20, 2007Applicant: Power Intergrations, Inc.Inventor: Donald Disney