Abstract: A massively parallel vector computer comprises a set of vector processing nodes, each node including a main processor for controlling access to a random access memory through an internal bus and a set of ports for interfacing external busses to the internal bus. The external busses interconnect pairs of nodes to form a network through which data may be transmitted from the random access memory in any one node to the random access memory in any other node in the network. Each vector processing node also includes a vector memory accessed through a local bus, the local and internal busses communicating via an additional port controlled by the main processor. A vector processor within each node performs operations on vectors stored in the vector memory and stores the results in the vector memory. A peripheral processing network comprises a set of peripheral processing nodes interconnected via further busses, and wherein selected peripheral processing nodes are coupled to selected vector processing nodes.

Abstract: A buffer storage system having divisible data storage space which is time-shared by a plurality of external data devices and is accessed by at least two independently clocked bidirectional access ports. The storage system is modular and comprises a variable number of fixed-sized buffer cells, each of which may be associatively addressed by any of the access ports. The transfer of data is at a clock rate determined by the particular accessing port; and the transfer is performed serially to achieve variable field length capability and a reduction in hardware. The amount of total storage space can be easily varied by changing the physical number of buffer cells in the buffer system.