Patents by Inventor Dumitru Cioaca
Dumitru Cioaca has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9165666Abstract: A power supply, and a method of controlling the power supply, in which more or less power capacity of the power supply is activated depending on the state of a digital data signal on a data bus. The power supply has a control circuit which detects the number of “zero” bits present on the data bus, and responsively activates one or more of a plurality of power supply circuits such as charge pump circuits. The outputs of the charge pump circuits are mutually connected to a driver adapted to program memory cells of a flash memory circuit. A charge pump apparatus and a memory integrated circuit are also described.Type: GrantFiled: December 9, 2011Date of Patent: October 20, 2015Assignee: MICRON TECHNOLOGY, INC.Inventor: Dumitru Cioaca
-
Publication number: 20120084577Abstract: A power supply, and a method of controlling the power supply, in which more or less power capacity of the power supply is activated depending on the state of a digital data signal on a data bus. The power supply has a control circuit which detects the number of “zero” bits present on the data bus, and responsively activates one or more of a plurality of power supply circuits such as charge pump circuits. The outputs of the charge pump circuits are mutually connected to a driver adapted to program memory cells of a flash memory circuit. A charge pump apparatus and a memory integrated circuit are also described.Type: ApplicationFiled: December 9, 2011Publication date: April 5, 2012Inventor: Dumitru Cioaca
-
Patent number: 8082456Abstract: A power supply, and a method of controlling the power supply, in which more or less power capacity of the power supply is activated depending on the state of a digital data signal on a data bus. The power supply has a control circuit which detects the number of “zero” bits present on the data bus, and responsively activates one or more of a plurality of power supply circuits such as charge pump circuits. The outputs of the charge pump circuits are mutually connected to a driver adapted to program memory cells of a flash memory circuit.Type: GrantFiled: August 6, 2008Date of Patent: December 20, 2011Assignee: Micron Technology, Inc.Inventor: Dumitru Cioaca
-
Publication number: 20080313392Abstract: A power supply, and a method of controlling the power supply, in which more or less power capacity of the power supply is activated depending on the state of a digital data signal on a data bus. The power supply has a control circuit which detects the number of “zero” bits present on the data bus, and responsively activates one or more of a plurality of power supply circuits such as charge pump circuits. The outputs of the charge pump circuits are mutually connected to a driver adapted to program memory cells of a flash memory circuit.Type: ApplicationFiled: August 6, 2008Publication date: December 18, 2008Inventor: Dumitru Cioaca
-
Patent number: 7424629Abstract: A power supply, and a method of controlling the power supply, in which more or less power capacity of the power supply is activated depending on the state of a digital data signal on a data bus. The power supply has a control circuit which detects the number of “zero” bits present on the data bus, and responsively activates one or more of a plurality of power supply circuits such as charge pump circuits. The outputs of the charge pump circuits are mutually connected to a driver adapted to program memory cells of a flash memory circuit.Type: GrantFiled: August 28, 2006Date of Patent: September 9, 2008Assignee: Micron Technology, Inc.Inventor: Dumitru Cioaca
-
Patent number: 7240147Abstract: Memory device is described that utilizes a reduced number of sense amplifiers to sense the data bits of a selected column page. The sense amplifiers are multiplexed and the read data values latched, allowing the sense amplifiers to sense the next set of data lines from the selected column page before the currently latched values have been read out. A specialized decoder and a latch control circuit allows there to be no gaps or latencies while reading data from the memory due to reloading the read latches or in multiplexing the sense amplifiers. The design allows there to be no gaps or latencies while reading data from the memory due to reloading the read latches or multiplexing the sense amplifiers to sense a following set of data bit lines.Type: GrantFiled: May 3, 2006Date of Patent: July 3, 2007Assignee: Micron Technology, Inc.Inventor: Dumitru Cioaca
-
Publication number: 20070050651Abstract: A power supply, and a method of controlling the power supply, in which more or less power capacity of the power supply is activated depending on the state of a digital data signal on a data bus. The power supply has a control circuit which detects the number of “zero” bits present on the data bus, and responsively activates one or more of a plurality of power supply circuits such as charge pump circuits. The outputs of the charge pump circuits are mutually connected to a driver adapted to program memory cells of a flash memory circuit.Type: ApplicationFiled: August 28, 2006Publication date: March 1, 2007Inventor: Dumitru Cioaca
-
Patent number: 7149143Abstract: Memory device is described that utilizes a reduced number of sense amplifiers to sense the data bits of a selected column page. The sense amplifiers are multiplexed and the read data values latched, allowing the sense amplifiers to sense the next set of data lines from the selected column page before the currently latched values have been read out. A specialized decoder and a latch control circuit allows there to be no gaps or latencies while reading data from the memory due to reloading the read latches or in multiplexing the sense amplifiers. The design allows there to be no gaps or latencies while reading data from the memory due to reloading the read latches or multiplexing the sense amplifiers to sense a following set of data bit lines.Type: GrantFiled: December 16, 2005Date of Patent: December 12, 2006Assignee: Micron Technology, Inc.Inventor: Dumitru Cioaca
-
Patent number: 7114084Abstract: A power supply, and a method of controlling the power supply, in which more or less power capacity of the power supply is activated depending on the state of a digital data signal on a data bus. The power supply has a control circuit which detects the number of “zero” bits present on the data bus, and responsively activates one or more of a plurality of power supply circuits such as charge pump circuits. The outputs of the charge pump circuits are mutually connected to a driver adapted to program memory cells of a flash memory circuit.Type: GrantFiled: March 6, 2002Date of Patent: September 26, 2006Assignee: Micron Technology, Inc.Inventor: Dumitru Cioaca
-
Publication number: 20060198212Abstract: Memory device is described that utilizes a reduced number of sense amplifiers to sense the data bits of a selected column page. The sense amplifiers are multiplexed and the read data values latched, allowing the sense amplifiers to sense the next set of data lines from the selected column page before the currently latched values have been read out. A specialized decoder and a latch control circuit allows there to be no gaps or latencies while reading data from the memory due to reloading the read latches or in multiplexing the sense amplifiers. The design allows there to be no gaps or latencies while reading data from the memory due to reloading the read latches or multiplexing the sense amplifiers to sense a following set of data bit lines.Type: ApplicationFiled: May 3, 2006Publication date: September 7, 2006Inventor: Dumitru Cioaca
-
Patent number: 7095658Abstract: Memory device is described that utilizes a reduced number of sense amplifiers to sense the data bits of a selected column page. The sense amplifiers are multiplexed and the read data values latched, allowing the sense amplifiers to sense the next set of data lines from the selected column page before the currently latched values have been read out. A specialized decoder and a latch control circuit allows there to be no gaps or latencies while reading data from the memory due to reloading the read latches or in multiplexing the sense amplifiers. The design allows there to be no gaps or latencies while reading data from the memory due to reloading the read latches or multiplexing the sense amplifiers to sense a following set of data bit lines.Type: GrantFiled: December 16, 2005Date of Patent: August 22, 2006Assignee: Micron Technology, Inc.Inventor: Dumitru Cioaca
-
Patent number: 7093062Abstract: Memory device is described that utilizes a reduced number of sense amplifiers to sense the data bits of a selected column page. The sense amplifiers are multiplexed and the read data values latched, allowing the sense amplifiers to sense the next set of data lines from the selected column page before the currently latched values have been read out. A specialized decoder and a latch control circuit allows there to be no gaps or latencies while reading data from the memory due to reloading the read latches or in multiplexing the sense amplifiers. The design allows there to be no gaps or latencies while reading data from the memory due to reloading the read latches or multiplexing the sense amplifiers to sense a following set of data bit lines.Type: GrantFiled: April 10, 2003Date of Patent: August 15, 2006Assignee: Micron Technology, Inc.Inventor: Dumitru Cioaca
-
Publication number: 20060098522Abstract: Memory device is described that utilizes a reduced number of sense amplifiers to sense the data bits of a selected column page. The sense amplifiers are multiplexed and the read data values latched, allowing the sense amplifiers to sense the next set of data lines from the selected column page before the currently latched values have been read out. A specialized decoder and a latch control circuit allows there to be no gaps or latencies while reading data from the memory due to reloading the read latches or in multiplexing the sense amplifiers. The design allows there to be no gaps or latencies while reading data from the memory due to reloading the read latches or multiplexing the sense amplifiers to sense a following set of data bit lines.Type: ApplicationFiled: December 16, 2005Publication date: May 11, 2006Inventor: Dumitru Cioaca
-
Publication number: 20060092718Abstract: Memory device is described that utilizes a reduced number of sense amplifiers to sense the data bits of a selected column page. The sense amplifiers are multiplexed and the read data values latched, allowing the sense amplifiers to sense the next set of data lines from the selected column page before the currently latched values have been read out. A specialized decoder and a latch control circuit allows there to be no gaps or latencies while reading data from the memory due to reloading the read latches or in multiplexing the sense amplifiers. The design allows there to be no gaps or latencies while reading data from the memory due to reloading the read latches or multiplexing the sense amplifiers to sense a following set of data bit lines.Type: ApplicationFiled: December 16, 2005Publication date: May 4, 2006Inventor: Dumitru Cioaca
-
Patent number: 6949953Abstract: A method and apparatus for providing a preselected voltage to test or repair a semiconductor device. The apparatus includes a one-stage pump and a transfer device. The one-stage pump is adapted to access a first voltage and provide a second voltage using the first voltage. The transfer device is capable of providing the first voltage to a node using the second voltage.Type: GrantFiled: June 10, 2002Date of Patent: September 27, 2005Assignee: Micron Technology, Inc.Inventor: Dumitru Cioaca
-
Patent number: 6906965Abstract: An output buffer circuit that compensates for ambient temperature changes facilitates more consistent current drive capacity across a range of ambient temperatures. The number of output buffer stages utilized to generate the data output signal is varied in response to changes in ambient temperature.Type: GrantFiled: September 30, 2003Date of Patent: June 14, 2005Assignee: Micron Technology, Inc.Inventor: Dumitru Cioaca
-
Patent number: 6900625Abstract: An apparatus and method for compensating for a decreasing internal voltage that is generated from a higher external voltage. In response to the internal voltage decreasing in excess of a voltage margin, the amount by which the higher external voltage is reduced in generating the internal voltage is adjusted to raise the internal voltage.Type: GrantFiled: March 12, 2003Date of Patent: May 31, 2005Assignee: Micron Technology, Inc.Inventors: Christophe J. Chevallier, Dumitru Cioaca
-
Patent number: 6885589Abstract: A symmetrical divide-by-2 circuit has a master latch made up of two inverters. The circuit has an inverter on each output. The capacitance of these inverters forms a dynamic slave latch that is connected to the master latch through a transmission gate on each master latch output. The data is transferred from the master latch to the dynamic slave latch every clock cycle by an enable clock and an inverse of the enable clock. Capacitance leakage is reduced by the transmission gates until the next clock cycle. The circuit is clocked by a one-shot clock that is self-aligning to the latest transition of either the enable clock or inverse enable clock.Type: GrantFiled: July 29, 2004Date of Patent: April 26, 2005Assignee: Micron Technology, Inc.Inventor: Dumitru Cioaca
-
Patent number: 6842385Abstract: A transition of an external enable signal generates a reset pulse to a counter to set the counter into a known state. The counter, clocked by the external clock signal, generates a clock signal that is decoded by a fuse decoder circuit. The fuse decoder circuit outputs a selection signal to a trim circuit. The trim circuit produces a voltage selection signal, such as a resistance value, that is indicated by the selection signal for use by an internal reference voltage generation circuit. The output of the internal reference voltage generation circuit is compared to the external reference voltage. The counter circuit continues counting until the internal reference voltage is equal to or greater than the external reference voltage. The counter is disabled and the final count that produced the proper internal reference voltage is stored in non-volatile memory cells for future use.Type: GrantFiled: April 2, 2004Date of Patent: January 11, 2005Assignee: Micron Technology, Inc.Inventors: Dumitru Cioaca, Christophe Chevallier, Al Vahidimowlavi, Frankie Fariborz Roohparvar
-
Publication number: 20040264251Abstract: A symmetrical divide-by-2 circuit has a master latch made up of two inverters. The circuit has an inverter on each output. The capacitance of these inverters forms a dynamic slave latch that is connected to the master latch through a transmission gate on each master latch output. The data is transferred from the master latch to the dynamic slave latch every clock cycle by an enable clock and an inverse of the enable clock. Capacitance leakage is reduced by the transmission gates until the next clock cycle. The circuit is clocked by a one-shot clock that is self-aligning to the latest transition of either the enable clock or inverse enable clock.Type: ApplicationFiled: July 29, 2004Publication date: December 30, 2004Applicant: Micron Technology, Inc.Inventor: Dumitru Cioaca