Patents by Inventor Ed Lindow
Ed Lindow has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9481944Abstract: The present invention provides improved gas injectors for use with CVD (chemical vapor deposition) systems that thermalize gases prior to injection into a CVD chamber. The provided injectors are configured to increase gas flow times through heated zones and include gas-conducting conduits that lengthen gas residency times in the heated zones. The provided injectors also have outlet ports sized, shaped, and arranged to inject gases in selected flow patterns. The invention also provides CVD systems using the provided thermalizing gas injectors. The present invention has particular application to high-volume manufacturing of GaN substrates.Type: GrantFiled: March 14, 2013Date of Patent: November 1, 2016Assignee: SoitecInventors: Chantal Arena, Ronald Thomas Bertram, Jr., Ed Lindow, Christiaan Werkhoven
-
Patent number: 9412580Abstract: Embodiments of the invention include methods for forming Group III-nitride semiconductor structure using a halide vapor phase epitaxy (HVPE) process. The methods include forming a continuous Group III-nitride nucleation layer on a surface of a non-native growth substrate, the continuous Group III-nitride nucleation layer concealing the upper surface of the non-native growth substrate. Forming the continuous Group III-nitride nucleation layer may include forming a Group III-nitride layer and thermally treating said Group III-nitride layer. Methods may further include forming a further Group III-nitride layer upon the continuous Group III-nitride nucleation layer.Type: GrantFiled: November 23, 2011Date of Patent: August 9, 2016Assignee: SOITECInventors: Chantal Arena, Ronald Thomas Bertram, Jr., Ed Lindow, Subhash Mahajan, Fanyu Meng
-
Publication number: 20160145767Abstract: Deposition systems include a reaction chamber, and a substrate support structure disposed at least partially within the reaction chamber. The systems further include at least one gas injection device and at least one vacuum device, which together are used to flow process gases through the reaction chamber. The systems also include at least one access gate through which a workpiece substrate may be loaded into the reaction chamber and unloaded out from the reaction chamber. The at least one access gate is located remote from the gas injection device. Methods of depositing semiconductor material may be performed using such deposition systems. Methods of fabricating such deposition systems may include coupling an access gate to a reaction chamber at a location remote from a gas injection device.Type: ApplicationFiled: February 2, 2016Publication date: May 26, 2016Inventors: Ronald Thomas Bertram, JR., Christiaan J. Werkhoven, Chantal Arena, Ed Lindow
-
Patent number: 9175419Abstract: This invention provides gas injector apparatus that extends into a growth chamber in order to provide more accurate delivery of thermalized precursor gases. The improved injector can distribute heated precursor gases into a growth chamber in flows that are spatially separated from each other up until they impinge on a growth substrate and that have volumes adequate for high-volume manufacture. Importantly, the improved injector is sized and configured so that it can fit into existing commercial growth chambers without hindering the operation of mechanical and robot substrate-handling equipment used with such chambers. This invention is useful for the high-volume growth of numerous elemental and compound semiconductors, and particularly useful for the high-volume growth of Group III-V compounds and GaN.Type: GrantFiled: December 5, 2008Date of Patent: November 3, 2015Assignee: SOITECInventors: Chantal Arena, Christiaan J. Werkhoven, Ronald Thomas Bertram, Jr., Ed Lindow, Dennis L. Goodwin
-
Patent number: 9076666Abstract: Methods of depositing III-nitride semiconductor materials on substrates include depositing a layer of III-nitride semi-conductor material on a surface of a substrate in a nucleation HVPE process stage to form a nucleation layer having a microstructure comprising at least some amorphous III-nitride semiconductor material. The nucleation layer may be annealed to form crystalline islands of epitaxial nucleation material on the surface of the substrate. The islands of epitaxial nucleation material may be grown and coalesced in a coalescence HVPE process stage to form a nucleation template layer of the epitaxial nucleation material. The nucleation template layer may at least substantially cover the surface of the substrate. Additional III-nitride semiconductor material may be deposited over the nucleation template layer of the epitaxial nucleation material in an additional HVPE process stage. Final and intermediate structures comprising III-nitride semiconductor material are formed by such methods.Type: GrantFiled: November 23, 2011Date of Patent: July 7, 2015Assignees: SOITEC, Arizona Board of Regents For and On Behalf Arizona State UniversityInventors: Chantal Arena, Ronald Thomas Bertram, Jr., Ed Lindow, Subhash Mahajan, Ilsu Han
-
Patent number: 9023721Abstract: Bulk III-nitride semiconductor materials are deposited in an HPVE process using a metal trichloride precursor on a metal nitride template layer of a growth substrate. Deposition of the bulk III-nitride semiconductor material may be performed without ex situ formation of the template layer using a MOCVD process. In some embodiments, a nucleation template layer is formed ex situ using a non-MOCVD process prior to depositing bulk III-nitride semiconductor material on the template layer using an HVPE process. In additional embodiments, a nucleation template layer is formed in situ using an MOCVD process prior to depositing bulk III-nitride semiconductor material on the template layer using an HVPE process. In further embodiments, a nucleation template layer is formed in situ using an HVPE process prior to depositing bulk III-nitride semiconductor material on the template layer using an HVPE process.Type: GrantFiled: November 23, 2011Date of Patent: May 5, 2015Assignee: SoitecInventors: Chantal Arena, Ronald Thomas Bertram, Ed Lindow
-
Patent number: 9012919Abstract: Embodiments of the invention relate to methods of fabricating semiconductor structures, and to semiconductor structures fabricated by such methods. In some embodiments, the methods may be used to fabricate semiconductor structures of III-V materials, such as InGaN. A semiconductor layer is fabricated by growing sublayers using differing sets of growth conditions to improve the homogeneity of the resulting layer, to improve a surface roughness of the resulting layer, and/or to enable the layer to be grown to an increased thickness without the onset of strain relaxation.Type: GrantFiled: January 10, 2013Date of Patent: April 21, 2015Assignee: SoitecInventors: Ed Lindow, Chantal Arena, Ronald Bertram, Ranjan Datta, Subhash Mahajan
-
Patent number: 8975165Abstract: Embodiments relate to semiconductor structures and methods of forming them. In some embodiments, the methods may be used to fabricate semiconductor structures of III-V materials, such as InGaN. An In-III-V semiconductor layer is grown with an Indium concentration above a saturation regime by adjusting growth conditions such as a temperature of a growth surface to create a super-saturation regime wherein the In-III-V semiconductor layer will grow with a diminished density of V-pits relative to the saturation regime.Type: GrantFiled: February 17, 2011Date of Patent: March 10, 2015Assignee: SoitecInventors: Christophe Figuet, Ed Lindow, Pierre Tomasini
-
Publication number: 20140217553Abstract: Methods of depositing III-nitride semiconductor materials on substrates include depositing a layer of III-nitride semiconductor material on a surface of a substrate in a nucleation HVPE process stage to form a nucleation layer having a microstructure comprising at least some amorphous III-nitride semiconductor material. The nucleation layer may be annealed to form crystalline islands of epitaxial nucleation material on the surface of the substrate. The islands of epitaxial nucleation material may be grown and coalesced in a coalescence HVPE process stage to form a nucleation template layer of the epitaxial nucleation material. The nucleation template layer may at least substantially cover the surface of the substrate. Additional III-nitride semiconductor material may be deposited over the nucleation template layer of the epitaxial nucleation material in an additional HVPE process stage. Final and intermediate structures comprising III-nitride semiconductor material are formed by such methods.Type: ApplicationFiled: November 23, 2011Publication date: August 7, 2014Applicants: ARIZONA BOARD OF REGENTS FOR AND ON BEHALF OF ARIZONA STATE UNIVERSITY, SoitecInventors: Chantal Arena, Ronald Thomas Bertram, JR., Ed Lindow, Subhash Mahajan, Ilsu Han
-
Patent number: 8741385Abstract: The present invention relates to the field of semiconductor processing and provides methods that improve chemical vapor deposition (CVD) of semiconductor materials by promoting more efficient thermalization of precursor gases prior to their reaction. In preferred embodiments, the method provides heat transfer structures and their arrangement within a CVD reactor so as to promote heat transfer to flowing process gases. In certain preferred embodiments applicable to CVD reactors transparent to radiation from heat lamps, the invention provides radiation-absorbent surfaces placed to intercept radiation from the heat lamps and to transfer it to flowing process gases.Type: GrantFiled: January 28, 2013Date of Patent: June 3, 2014Assignee: SoitecInventors: Chantal Arena, Christiaan J. Werkhoven, Ronald Thomas Bertram, Jr., Ed Lindow
-
Patent number: 8574968Abstract: This invention provides methods for fabricating substantially continuous layers of a group III nitride semiconductor material having low defect densities and optionally having a selected crystal polarity. The methods include epitaxial growth nucleating and/or seeding on the upper portions of a plurality of pillars/islands of a group III nitride material that are irregularly arranged on a template structure. The upper portions of the islands have low defect densities and optionally have a selected crystal polarity. The invention also includes template structures having a substantially continuous layer of a masking material through which emerge upper portions of the pillars/islands. The invention also includes such template structures. The invention can be applied to a wide range of semiconductor materials, both elemental semiconductors, e.g., combinations of Si (silicon) with strained Si (sSi) and/or Ge (germanium), and compound semiconductors, e.g.Type: GrantFiled: July 25, 2008Date of Patent: November 5, 2013Assignees: Soitec, Arizona Board of Regents for and on Behalf of Arizona State UniversityInventors: Chantal Arena, Christiaan J. Werkhoven, Ronald Thomas Bertram, Jr., Ed Lindow, Subhash Mahajan, Ranjan Datta, Rahul Ajay Trivedi, Ilsu Han
-
Publication number: 20130244410Abstract: Bulk III-nitride semiconductor materials are deposited in an HPVE process using a metal trichloride precursor on a metal nitride template layer of a growth substrate. Deposition of the bulk III-nitride semiconductor material may be performed without ex situ formation of the template layer using a MOCVD process. In some embodiments, a nucleation template layer is formed ex situ using a non-MOCVD process prior to depositing bulk III-nitride semiconductor material on the template layer using an HVPE process. In additional embodiments, a nucleation template layer is formed in situ using an MOCVD process prior to depositing bulk III-nitride semiconductor material on the template layer using an HVPE process. In further embodiments, a nucleation template layer is formed in situ using an HVPE process prior to depositing bulk III-nitride semiconductor material on the template layer using an HVPE process.Type: ApplicationFiled: November 23, 2011Publication date: September 19, 2013Applicant: SoitecInventors: Chantal Arena, Ronald Thomas Bertram, Ed Lindow
-
Publication number: 20130234157Abstract: Embodiments of the invention include methods for forming Group III-nitride semiconductor structure using a halide vapor phase epitaxy (HVPE) process. The methods include forming a continuous Group III-nitride nucleation layer on a surface of a non-native growth substrate, the continuous Group III-nitride nucleation layer concealing the upper surface of the non-native growth substrate. Forming the continuous Group III-nitride nucleation layer may include forming a Group III-nitride layer and thermally treating said Group III-nitride layer. Methods may further include forming a further Group III-nitride layer upon the continuous Group III-nitride nucleation layer.Type: ApplicationFiled: November 23, 2011Publication date: September 12, 2013Applicant: SoitecInventors: Chantal Arena, Ronald Thomas Bertram, JR., Ed Lindow, Subhash Mahajan, Fanyu Meng
-
Publication number: 20130160702Abstract: Methods and systems are increase the number of Group V ions formed from Group V precursors in methods of forming III-V semiconductor materials to enhance the growth rate of the III-V semiconductor material. In some embodiments, a Group V precursor is heated and at least partially decomposed in a heated diffuser to form Group V ions. In additional embodiments, microwave energy is applied to a Group V precursor and the Group V precursor is at least partially decomposed to form Group V ions. Group III ions are also formed, and the Group III and Group V ions are used to form a III-V semiconductor material within a chamber.Type: ApplicationFiled: December 23, 2011Publication date: June 27, 2013Applicant: SOITECInventor: Ed Lindow
-
Publication number: 20130126896Abstract: Embodiments of the invention relate to methods of fabricating semiconductor structures, and to semiconductor structures fabricated by such methods. In some embodiments, the methods may be used to fabricate semiconductor structures of III-V materials, such as InGaN. A semiconductor layer is fabricated by growing sublayers using differing sets of growth conditions to improve the homogeneity of the resulting layer, to improve a surface roughness of the resulting layer, and/or to enable the layer to be grown to an increased thickness without the onset of strain relaxation.Type: ApplicationFiled: January 10, 2013Publication date: May 23, 2013Applicant: SoitecInventors: Ed Lindow, Chantal Arena, Ronald Bertram, Ranjan Datta, Subhash Mahajan
-
Patent number: 8388755Abstract: The present invention relates to the field of semiconductor processing and provides apparatus and methods that improve chemical vapor deposition (CVD) of semiconductor materials by promoting more efficient thermalization of precursor gases prior to their reaction. In preferred embodiments, the invention comprises heat transfer structures and their arrangement within a CVD reactor so as to promote heat transfer to flowing process gases. In certain preferred embodiments applicable to CVD reactors transparent to radiation from heat lamps, the invention comprises radiation-absorbent surfaces placed to intercept radiation from the heat lamps and to transfer it to flowing process gases.Type: GrantFiled: October 30, 2008Date of Patent: March 5, 2013Assignee: SoitecInventors: Chantal Arena, Christiaan J. Werkhoven, Ronald Thomas Bertram, Jr., Ed Lindow
-
Publication number: 20130052333Abstract: Deposition systems include a reaction chamber, at least one thermal radiation emitter for heating matter within the reaction chamber, and at least one metrology device for detecting and/or measuring a characteristic of a workpiece substrate in situ within the reaction chamber. One or more chamber walls may be transparent to the thermal radiation and to radiation signals to be received by the metrology device, so as to allow the radiation to pass into and out from the reaction chamber, respectively. At least one volume of opaque material is located to shield a sensor of the metrology device from at least some of the thermal radiation. Methods of forming a deposition system include providing such a volume of opaque material at a location shielding the sensor from the thermal radiation. Methods of using a deposition system include shielding the sensor from at least some of the thermal radiation.Type: ApplicationFiled: December 15, 2011Publication date: February 28, 2013Applicant: SOITECInventors: Ed Lindow, Ronald Bertram, Claudio Canizares
-
Publication number: 20130052806Abstract: Deposition systems include a reaction chamber, and a substrate support structure disposed at least partially within the reaction chamber. The systems further include at least one gas injection device and at least one vacuum device, which together are used to flow process gases through the reaction chamber. The systems also include at least one access gate through which a workpiece substrate may be loaded into the reaction chamber and unloaded out from the reaction chamber. The at least one access gate is located remote from the gas injection device. Methods of depositing semiconductor material may be performed using such deposition systems. Methods of fabricating such deposition systems may include coupling an access gate to a reaction chamber at a location remote from a gas injection device.Type: ApplicationFiled: August 22, 2012Publication date: February 28, 2013Applicant: SOITECInventors: Ronald Thomas Bertram, JR., Christiaan J. Werkhoven, Chantal Arena, Ed Lindow
-
Patent number: 8377802Abstract: Embodiments of the invention relate to methods of fabricating semiconductor structures, and to semiconductor structures fabricated by such methods. In some embodiments, the methods may be used to fabricate semiconductor structures of III-V materials, such as InGaN. A semiconductor layer is fabricated by growing sublayers using differing sets of growth conditions to improve the homogeneity of the resulting layer, to improve a surface roughness of the resulting layer, and/or to enable the layer to be grown to an increased thickness without the onset of strain relaxation.Type: GrantFiled: March 23, 2011Date of Patent: February 19, 2013Assignee: SoitecInventors: Ed Lindow, Chantal Arena, Ronald Bertram, Ranjan Datta, Subhash Mahajan
-
Publication number: 20120211870Abstract: Embodiments relate to semiconductor structures and methods of forming them. In some embodiments, the methods may be used to fabricate semiconductor structures of III-V materials, such as InGaN. An In-III-V semiconductor layer is grown with an Indium concentration above a saturation regime by adjusting growth conditions such as a temperature of a growth surface to create a super-saturation regime wherein the In-III-V semiconductor layer will grow with a diminished density of V-pits relative to the saturation regime.Type: ApplicationFiled: February 17, 2011Publication date: August 23, 2012Applicant: S.O.I.TEC SILICON ON INSULATOR TECHNOLOGIESInventors: Christophe Figuet, Ed Lindow, Pierre Tomasini