Patents by Inventor Edward I. Cole, Jr.
Edward I. Cole, Jr. has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10145894Abstract: A method involving the non-destructive testing of a sample electrical or electronic device is provided. The method includes measuring a power spectrum of the device and performing a Principal Component Analysis on the power spectrum, thereby to obtain a set of principal components of the power spectrum. The method further includes selecting a subset consisting of some of the principal components, and comparing the subset to stored reference data that include representations in terms of principal components of one or more reference populations of devices. Based at least partly on the comparison, the sample device is classified relative to the reference populations.Type: GrantFiled: October 14, 2015Date of Patent: December 4, 2018Assignee: National Technology & Engineering Solutions of Sandia, LLCInventors: Paiboon Tangyunyong, Joshua Beutler, Edward I. Cole, Jr., Guillermo M. Loubriel
-
Patent number: 10094874Abstract: A visualization method for screening electronic devices is provided. In accordance with the disclosed method, a probe is applied to a grid of multiple points on the circuit, and an output produced by the circuit in response to the stimulus waveform is monitored for each of multiple grid points where the probe is applied. A power spectrum analysis (PSA) produces a power spectrum amplitude, in each of one or more frequency bins, on the monitored output for each of the multiple grid points. The PSA provides a respective pixel value for each of the multiple grid points. An image is displayed, in which image portions representing the multiple grid points are displayed with the respective pixel values.Type: GrantFiled: July 13, 2016Date of Patent: October 9, 2018Assignee: National Technology & Engineering Solutions of Sandia, LLCInventors: Paiboon Tangyunyong, Edward I. Cole, Jr., Guillermo M. Loubriel, Joshua Beutler
-
Patent number: 10060973Abstract: Described herein are various technologies pertaining to identifying counterfeit integrated circuits (ICs) by way of allowing the origin of fabrication to be verified. An IC comprises a main circuit and a test circuit that is independent of the main circuit. The test circuit comprises at least one ring oscillator (RO) signal that, when energized, is configured to output a signal that is indicative of a semiconductor fabrication facility where the IC was manufactured.Type: GrantFiled: May 22, 2015Date of Patent: August 28, 2018Assignee: National Technology & Engineering Solutions of Sandia, LLCInventors: Ryan Helinski, Lyndon G. Pierson, Jr., Edward I. Cole, Jr., Tan Q. Thai
-
Patent number: 9599667Abstract: The various technologies presented herein relate to utilizing visible light in conjunction with a thinned structure to enable characterization of operation of one or more features included in an integrated circuit (IC). Short wavelength illumination (e.g., visible light) is applied to thinned samples (e.g., ultra-thinned samples) to achieve a spatial resolution for laser voltage probing (LVP) analysis to be performed on smaller technology node silicon-on-insulator (SOI) and bulk devices. Thinning of a semiconductor material included in the IC (e.g., backside material) can be controlled such that the thinned semiconductor material has sufficient thickness to enable operation of one or more features comprising the IC during LVP investigation.Type: GrantFiled: August 26, 2015Date of Patent: March 21, 2017Assignee: Sandia CorporationInventors: Joshua Beutler, John Joseph Clement, Mary A. Miller, Jeffrey Stevens, Edward I. Cole, Jr.
-
Patent number: 9188622Abstract: A device sample is screened for defects using its power spectrum in response to a dynamic stimulus. The device sample receives a time-varying electrical signal. The power spectrum of the device sample is measured at one of the pins of the device sample. A defect in the device sample can be identified based on results of comparing the power spectrum with one or more power spectra of the device that have a known defect status.Type: GrantFiled: December 1, 2011Date of Patent: November 17, 2015Assignee: Sandia CorporationInventors: Paiboon Tangyunyong, Edward I. Cole, Jr., David J. Stein
-
Patent number: 7525325Abstract: A passive voltage contrast (PVC) system and method are disclosed for analyzing ICs to locate defects and failure mechanisms. During analysis a device side of a semiconductor die containing the IC is maintained in an electrically-floating condition without any ground electrical connection while a charged particle beam is scanned over the device side. Secondary particle emission from the device side of the IC is detected to form an image of device features, including electrical vias connected to transistor gates or to other structures in the IC. A difference in image contrast allows the defects or failure mechanisms be pinpointed. Varying the scan rate can, in some instances, produce an image reversal to facilitate precisely locating the defects or failure mechanisms in the IC. The system and method are useful for failure analysis of ICs formed on substrates (e.g. bulk semiconductor substrates and SOI substrates) and other types of structures.Type: GrantFiled: December 18, 2006Date of Patent: April 28, 2009Assignee: Sandia CorporationInventors: Mark W. Jenkins, Edward I. Cole, Jr., Paiboon Tangyunyong, Jerry M. Soden, Jeremy A. Walraven, Alejandro A. Pimentel
-
Patent number: 6549022Abstract: An apparatus and method are presented for identifying and mapping functional failures in an integrated circuit (IC) due to timing errors therein based on the generation of functional failures in the IC. This is done by providing a set of input test vectors to the IC and adjusting one or more: of the IC voltage, temperature or clock frequency; the rate at which the test vectors are provided to the IC; or the power level of a focused laser beam used to probe the IC and produce localized heating which changes the incidence of the functional failures in the IC which can be sensed for locating the IC circuit elements responsible for the functional failures. The present invention has applications for optimizing the design and fabrication of ICs, for failure analysis, and for qualification or validation testing of ICs.Type: GrantFiled: June 2, 2000Date of Patent: April 15, 2003Assignees: Sandia Corporation, Advanced Micro Devices, Inc.Inventors: Edward I. Cole, Jr., Paiboon Tangyunyong, Charles F. Hawkins, Michael R. Bruce, Victoria J. Bruce, Rosalinda M. Ring
-
Patent number: 6546513Abstract: A method and apparatus mechanism for testing data processing devices are implemented. The test mechanism isolates critical paths by correlating a scanning microscope image with a selected speed path failure. A trigger signal having a preselected value is generated at the start of each pattern vector. The sweep of the scanning microscope is controlled by a computer, which also receives and processes the image signals returned from the microscope. The value of the trigger signal is correlated with a set of pattern lines being driven on the DUT. The trigger is either asserted or negated depending the detection of a pattern line failure and the particular line that failed. In response to the detection of the particular speed path failure being characterized, and the trigger signal, the control computer overlays a mask on the image of the device under test (DUT).Type: GrantFiled: June 2, 2000Date of Patent: April 8, 2003Assignee: Advanced Micro DevicesInventors: Richard Jacob Wilcox, Jason D. Mulig, David Eppes, Michael R. Bruce, Victoria J. Bruce, Rosalinda M. Ring, Edward I. Cole, Jr., Paiboon Tangyunyong, Charles F. Hawkins, Arnold Y. Louie
-
Patent number: 6407560Abstract: A thermally-induced voltage alteration (TIVA) apparatus and method are disclosed for analyzing a microelectromechanical (MEM) device with or without on-board integrated circuitry. One embodiment of the TIVA apparatus uses constant-current biasing of the MEM device while scanning a focused laser beam over electrically-active members therein to produce localized heating which alters the power demand of the MEM device and thereby changes the voltage of the constant-current source. This changing voltage of the constant-current source can be measured and used in combination with the position of the focused and scanned laser beam to generate an image of any short-circuit defects in the MEM device (e.g. due to stiction or fabrication defects). In another embodiment of the TIVA apparatus, an image can be generated directly from a thermoelectric potential produced by localized laser heating at the location of any short-circuit defects in the MEM device, without any need for supplying power to the MEM device.Type: GrantFiled: June 19, 2000Date of Patent: June 18, 2002Assignee: Sandia CorporationInventors: Jeremy A. Walraven, Edward I. Cole, Jr.
-
Patent number: 6078183Abstract: A thermally-induced voltage alteration (TIVA) apparatus and method are disclosed for analyzing an integrated circuit (IC) either from a device side of the IC or through the IC substrate to locate any open-circuit or short-circuit defects therein. The TIVA apparatus uses constant-current biasing of the IC while scanning a focused laser beam over electrical conductors (i.e. a patterned metallization) in the IC to produce localized heating of the conductors. This localized heating produces a thermoelectric potential due to the Seebeck effect in any conductors with open-circuit defects and a resistance change in any conductors with short-circuit defects, both of which alter the power demand by the IC and thereby change the voltage of a source or power supply providing the constant-current biasing. By measuring the change in the supply voltage and the position of the focused and scanned laser beam over time, any open-circuit or short-circuit defects in the IC can be located and imaged.Type: GrantFiled: March 3, 1998Date of Patent: June 20, 2000Assignee: Sandia CorporationInventor: Edward I. Cole, Jr.
-
Patent number: 6031386Abstract: An apparatus and method for defect and failure-mechanism testing of integrated circuits (ICs) is disclosed. The apparatus provides an operating voltage, V.sub.DD, to an IC under test and measures a transient voltage component, V.sub.DDT, signal that is produced in response to switching transients that occur as test vectors are provided as inputs to the IC. The amplitude or time delay of the V.sub.DDT signal can be used to distinguish between defective and defect-free (i.e. known good) ICs. The V.sub.DDT signal is measured with a transient digitizer, a digital oscilloscope, or with an IC tester that is also used to input the test vectors to the IC. The present invention has applications for IC process development, for the testing of ICs during manufacture, and for qualifying ICs for reliability.Type: GrantFiled: October 31, 1997Date of Patent: February 29, 2000Assignee: Sandia CorporationInventors: Edward I. Cole, Jr., Jerry M. Soden
-
Patent number: 5781017Abstract: An electron beam apparatus and method for testing a circuit. The electron beam apparatus comprises an electron beam incident on an outer surface of an insulating layer overlying one or more electrical conductors of the circuit for generating a time varying or alternating current electrical potential on the surface; and a measurement unit connected to the circuit for measuring an electrical signal capacitively coupled to the electrical conductors to identify and map a conduction state of each of the electrical conductors, with or without an electrical bias signal being applied to the circuit. The electron beam apparatus can further include a secondary electron detector for forming a secondary electron image for registration with a map of the conduction state of the electrical conductors.Type: GrantFiled: April 26, 1996Date of Patent: July 14, 1998Assignee: Sandia CorporationInventors: Edward I. Cole, Jr., Kenneth A. Peterson, Daniel L. Barton
-
Patent number: 5523694Abstract: A scanning electron microscope apparatus and method are described for detecting and imaging open-circuit defects in an integrated circuit (IC). The invention uses a low-energy high-current focused electron beam that is scanned over a device surface of the IC to generate a charge-induced voltage alteration (CIVA) signal at the location of any open-circuit defects. The low-energy CIVA signal may be used to generate an image of the IC showing the location of any open-circuit defects. A low electron beam energy is used to prevent electrical breakdown in any passivation layers in the IC and to minimize radiation damage to the IC. The invention has uses for IC failure analysis, for production-line inspection of ICs, and for qualification of ICs.Type: GrantFiled: April 8, 1994Date of Patent: June 4, 1996Inventor: Edward I. Cole, Jr.
-
Patent number: 5465046Abstract: A magnetic force microscopy method and improved magnetic tip for detecting and quantifying internal magnetic fields resulting from current of integrated circuits. Detection of the current is used for failure analysis, design verification, and model validation. The interaction of the current on the integrated chip with a magnetic field can be detected using a cantilevered magnetic tip. Enhanced sensitivity for both ac and dc current and voltage detection is achieved with voltage by an ac coupling or a heterodyne technique. The techniques can be used to extract information from analog circuits.Type: GrantFiled: March 21, 1994Date of Patent: November 7, 1995Inventors: Ann. N. Campbell, Richard E. Anderson, Edward I. Cole, Jr.
-
Patent number: 5430305Abstract: An apparatus and method are described for analyzing an integrated circuit (IC), The invention uses a focused light beam that is scanned over a surface of the IC to generate a light-induced voltage alteration (LIVA) signal for analysis of the IC, The LIVA signal may be used to generate an image of the IC showing the location of any defects in the IC; and it may be further used to image and control the logic states of the IC. The invention has uses for IC failure analysis, for the development of ICs, for production-line inspection of ICs, and for qualification of ICs.Type: GrantFiled: April 8, 1994Date of Patent: July 4, 1995Assignee: The United States of America as represented by the United States Department of EnergyInventors: Edward I. Cole, Jr., Jerry M. Soden