Patents by Inventor Edward W. Chencinski
Edward W. Chencinski has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8880956Abstract: Processing, such as debug and/or recovery processing, within a communications environment is facilitated. Responsive to detecting an event, a stop signal is propagated through a communications network of the communications environment, and each network element that receives the stop signal, transmits the signal to its neighbors (if any), and then performs an action depending on its specific programming. The action can be to take no action, perform a debugging action or perform a recovery action. The elements that receive the signal and perform the same action as other elements form a coordinated network providing a coordinated result.Type: GrantFiled: June 1, 2011Date of Patent: November 4, 2014Assignee: International Business Machines CorporationInventors: Edward W. Chencinski, Michael Jung, Martin Rehm, Philip A. Sciuto
-
Patent number: 8787155Abstract: Fast error reporting is provided in networks that have an architected delayed error reporting capability. Errors are detected and reported without having to wait for a timeout period to expire. Further, failures of other components caused by the delay are avoided, since the delay is bypassed.Type: GrantFiled: June 1, 2011Date of Patent: July 22, 2014Assignee: International Business Machines CorporationInventors: Edward W. Chencinski, Michael Jung, Martin Rehm, Philip A. Sciuto
-
Patent number: 8644136Abstract: Fast error reporting is provided in networks that have an architected delayed error reporting capability. Errors are detected and reported without having to wait for a timeout period to expire. Further, failures of other components caused by the delay are avoided, since the delay is bypassed.Type: GrantFiled: December 17, 2012Date of Patent: February 4, 2014Assignee: International Business Machines CorporationInventors: Edward W. Chencinski, Michael Jung, Martin Rehm, Philip A. Sciuto
-
Publication number: 20130339573Abstract: Embodiments relate to optimizing write performance of a flash device. Aspects include receiving a request to evict a plurality of pages from a main memory and determining a block size for the flash device. Aspects also include grouping the plurality of pages from the main memory into a move specification block, wherein a size of the move specification block is the block size and writing the move specification block to the flash device. The block size being determined based on one or more operational characteristics of the flash device.Type: ApplicationFiled: June 15, 2012Publication date: December 19, 2013Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Clark A. Anderson, Edward W. Chencinski, Jon S. Entwistle, Adrian C. Gerhard, Thomas J. Griffin, Charles E. Mari, Kenneth J. Oakes, Steven M. Partlow, Peter G. Sutton, Elpida Tzortzatos, Dustin J. VanStee
-
Publication number: 20130339784Abstract: Embodiments relate to providing error recovery in a storage system that utilizes data redundancy. An aspect of the invention includes monitoring plurality of storage devices of the storage system and determining that one of the plurality of storage devices has failed based on the monitoring. Another aspect of includes suspending data reads and writes to the failed storage device and determining that the failed storage device is recoverable. Based on determining that the failed storage device is recoverable, initiating a rebuilding recovery process of the failed storage device based on determining that the failed storage device is recoverable and restoring data reads and writes to the failed storage device upon completion of the rebuilding recovery process.Type: ApplicationFiled: June 15, 2012Publication date: December 19, 2013Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Craig A. Bickelman, Brian Bowles, David D. Cadigan, Edward W. Chencinski, Robert E. Galbraith, Adam J. McPadden, Kenneth J. Oakes, Peter K. Szwed
-
Patent number: 8582778Abstract: A computer program product for integrated key serving is provided. The computer program product includes a tangible storage medium readable by a processing circuit and storing instructions for execution by the processing circuit for performing a method. The method includes using a smart card of two or more smart cards with a support element of two or more support elements to create an encryption key and storing the encryption key in an encrypted file that can only be decrypted by the smart card and the support element used to create the encryption key.Type: GrantFiled: June 1, 2011Date of Patent: November 12, 2013Assignee: International Business Machines CorporationInventors: Edward W. Chencinski, James R. Coon, John C. Dayka, Steven G. Glassen, Richard J. Gusefski, Michael J. Jordan, Marco Kraemer, Thomas B. Mathias, Peter K. Szwed, Garry J. Sullivan, Klaus Werner
-
Publication number: 20120311206Abstract: Processing, such as debug and/or recovery processing, within a communications environment is facilitated. Responsive to detecting an event, a stop signal is propagated through a communications network of the communications environment, and each network element that receives the stop signal, transmits the signal to its neighbors (if any), and then performs an action depending on its specific programming. The action can be to take no action, perform a debugging action or perform a recovery action. The elements that receive the signal and perform the same action as other elements form a coordinated network providing a coordinated result.Type: ApplicationFiled: April 28, 2012Publication date: December 6, 2012Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Edward W. Chencinski, Michael Jung, Martin Rehm, Philip A. Sciuto
-
Publication number: 20120311133Abstract: Processing, such as debug and/or recovery processing, within a communications environment is facilitated. Responsive to detecting an event, a stop signal is propagated through a communications network of the communications environment, and each network element that receives the stop signal, transmits the signal to its neighbors (if any), and then performs an action depending on its specific programming. The action can be to take no action, perform a debugging action or perform a recovery action. The elements that receive the signal and perform the same action as other elements form a coordinated network providing a coordinated result.Type: ApplicationFiled: June 1, 2011Publication date: December 6, 2012Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Edward W. Chencinski, Michael Jung, Martin Rehm, Philip A. Sciuto
-
Publication number: 20120311373Abstract: Fast error reporting is provided in networks that have an architected delayed error reporting capability. Errors are detected and reported without having to wait for a timeout period to expire. Further, failures of other components caused by the delay are avoided, since the delay is bypassed.Type: ApplicationFiled: June 1, 2011Publication date: December 6, 2012Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Edward W. Chencinski, Michael Jung, Martin Rehm, Philip A. Sciuto
-
Publication number: 20120308011Abstract: A computer program product for integrated key serving is provided. The computer program product includes a tangible storage medium readable by a processing circuit and storing instructions for execution by the processing circuit for performing a method. The method includes using a smart card of two or more smart cards with a support element of two or more support elements to create an encryption key and storing the encryption key in an encrypted file that can only be decrypted by the smart card and the support element used to create the encryption key.Type: ApplicationFiled: June 1, 2011Publication date: December 6, 2012Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Edward W. Chencinski, James R. Coon, John C. Dayka, Steven G. Glassen, Richard J. Gusefski, Michael J. Jordan, Marco Kraemer, Thomas B. Mathias, Peter K. Szwed, Garry J. Sullivan, Klaus Werner
-
Patent number: 6963977Abstract: The modular exponentiation function used in public key encryption and decryption systems is implemented in a standalone engine having at its core modular multiplication circuits which operate in two phases which share overlapping hardware structures. The partitioning of large arrays in the hardware structure, for multiplication and addition, into smaller structures results in a multiplier design comprising a series of nearly identical processing elements linked together in a chained fashion. As a result of the two-phase operation and the chaining together of partitioned processing elements, the overall structure is operable in a pipelined fashion to improve throughput and speed. The chained processing elements are constructed so as to provide a partitionable chain with separate parts for processing factors of the modulus. In this mode, the system is particularly useful for exploiting characteristics of the Chinese Remainder Theorem to perform rapid exponentiation operations.Type: GrantFiled: December 19, 2000Date of Patent: November 8, 2005Assignee: International Business Machines CorporationInventors: Chin-Long Chen, Edward W. Chencinski, Vincenzo Condorelli, Leonard L. Fogell, Samir K. Patel
-
Patent number: 5590309Abstract: A high performance cache and storage control and management scheme for storage protection (SP) bits. The SP bits of interest are "key", "reference" and "change" bits which are architected to prevent unauthorized access to storage and to allow the efficient paging of main storage data. Access to this SP cache (SPC) is achieved via a 5 cycle pipeline. This SPC pipeline will deliver information back to the requestor as well as manage updates to the SPC on cache hits. The pipeline leads to a request stack in the SP storage (SPS) controller. This SPS stack manages the request during its execution in the SPS and the subsequent putaway of fetch results in the SPC. The organization of the cache along with its integration of directory information allow for the utilization of the unique properties of SP data to provide an extremely fast and efficient cache management scheme.Type: GrantFiled: April 1, 1994Date of Patent: December 31, 1996Assignee: International Business Machines CorporationInventors: Edward W. Chencinski, Jeffrey C. Bixler, Neal T. Christensen