Patents by Inventor Edward Wade Thoenes
Edward Wade Thoenes has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20230305979Abstract: Systems, apparatuses, and methods for implementing a periodic receiver clock data recovery scheme with dynamic data edge paths are disclosed. An IQ link calibration scheme performs a non-destructive data and edge path switch to determine an IQ offset without disturbing the data. A data path and an edge path pass through multiple stages of deserializers to widen the data path, with the deserializers clocked by clock divided versions of the original data and edge clocks. To initiate a calibration routine, the edge clock is aligned with the data clock, and then data and edge paths are swapped at a common point in a slower clock domain. The data path is then calibrated while the edge path carries the data signal. After the data path is calibrated, the edge and data paths are swapped back to the original configuration.Type: ApplicationFiled: March 25, 2022Publication date: September 28, 2023Inventors: Gurunath Dollin, Edoardo Prete, Milam Paraschou, Edward Wade Thoenes, Ryan J. Hensley, Gerald R. Talbot
-
Patent number: 10649025Abstract: A byte lane of an integrated circuit including two data strobe loopback paths that allow external test signals to flow in and out of the integrated circuit through data strobe pins in two opposite directions. The integrated circuit includes a Feed Forward Equalization (FFE) path configured to send FFE signals output from the FFE logic via a transmitter set to a first data strobe interface during a normal operation. In a loopback test mode operation, a test signal can be supplied from a second data strobe interface and output to the first data strobe interface by reusing the FFE path. The second loopback path conversely allows a test signal to be routed from the first data strobe interface to the second.Type: GrantFiled: March 23, 2018Date of Patent: May 12, 2020Assignee: Cavium, LLC.Inventors: David Da-Wei Lin, Edward Wade Thoenes
-
Publication number: 20190293709Abstract: A byte lane of an integrated circuit including two data strobe loopback paths that allow external test signals to flow in and out of the integrated circuit through data strobe pins in two opposite directions. The integrated circuit includes a Feed Forward Equalization (FFE) path configured to send FFE signals output from the FFE logic via a transmitter set to a first data strobe interface during a normal operation. In a loopback test mode operation, a test signal can be supplied from a second data strobe interface and output to the first data strobe interface by reusing the FFE path. The second loopback path conversely allows a test signal to be routed from the first data strobe interface to the second.Type: ApplicationFiled: March 23, 2018Publication date: September 26, 2019Inventors: David Da-Wei LIN, Edward Wade THOENES
-
Patent number: 9613679Abstract: A controller includes first and second functional units, first and second clock-signal sources that provide corresponding first and second clock signals that drive the first and second functional units respectively. The second clock-signal generates its second clock-signal based on the first clock-signal. The clock-retardation unit dynamically causes the second clock-signal to have a target time-domain offset relative to the first clock-signal.Type: GrantFiled: November 14, 2014Date of Patent: April 4, 2017Assignee: Cavium, Inc.Inventors: David Da-Wei Lin, Edward Wade Thoenes
-
Patent number: 9607672Abstract: An apparatus for controlling memory includes a memory controller, and a data interface that interfaces with and is in data communication with data lines, each having inherent skew. Each data line carries a data signal. The data lines connect the memory controller to the memory. The apparatus also includes data de-skewers, each associated with a corresponding data line, a strobe interface that interfaces with a strobe line that connects the memory controller to the memory and that applies a timing signal to the strobe line, and a strobe de-skewer connected to the strobe line. Each data de-skewer operates in read or write mode. A particular data line's data de-skewer applies a compensation skew to a data signal carried by that line.Type: GrantFiled: March 30, 2015Date of Patent: March 28, 2017Assignee: Cavium, Inc.Inventors: David Lin, Edward Wade Thoenes
-
Patent number: 9601181Abstract: An apparatus for data processing includes first and second functional units driven by corresponding first and second clock-signal sources, and a clock-retardation unit. The clock-retardation unit is configured to cause the second clock-signal to sustain a temporal offset that causes an offset between the first and second clock-signals to step toward a target time-domain offset between the first and second clock-signals.Type: GrantFiled: November 14, 2014Date of Patent: March 21, 2017Assignee: Cavium, Inc.Inventors: David Da-Wei Lin, Edward Wade Thoenes, Vasudevan Kandadi
-
Patent number: 9570128Abstract: An apparatus for controlling memory includes a memory controller, and an interface to data lines connecting it to memory. Each line carries a signal that corresponds to a bit to be written to memory. The interface includes, for each line, circuitry for transmitting a bit to memory via the line, and a data de-skewer. For each line, the de-skewer receives a first data signal that represents a bit to be written. Each line has an inherent skew. The de-skewer generates a second data signal by applying a skew to the first. A selected extent of skew increases a likelihood of sampling the second data signal during a data-valid window thereof. The same de-skewer receives and skews a first data bit read from the memory.Type: GrantFiled: November 14, 2014Date of Patent: February 14, 2017Assignee: Cavium, Inc.Inventors: David Da-Wei Lin, Edward Wade Thoenes, Thucydides Xanthopoulos
-
Patent number: 9502099Abstract: A method for controlling a memory includes causing a data de-skewer to operate in a writing mode, at the data de-skewer, receiving a first signal, and skewing the first data signal by a first compensation skew, causing the data de-skewer to operate in a reading mode, at the data de-skewer, receiving a second signal, and skewing the second signal by a second compensation skew, wherein the first signal is representative of a bit from a byte that is to be written to the memory, and wherein the second signal is representative of a bit from a byte that has been read from the memory.Type: GrantFiled: November 14, 2014Date of Patent: November 22, 2016Assignee: Cavium, Inc.Inventors: David Da-Wei Lin, Edward Wade Thoenes
-
Patent number: 9349434Abstract: A method of sampling data signals in response to a timing signal includes receiving data signals that are skewed relative to each other. Each data signal has a valid-data window having an extent such that, when a data signal is received, an invisible portion of the valid-data window is outside an observation window and a visible portion of the valid-data window is inside the observation window. The method further includes, for each of the data signals, identifying a designated location within the valid-data window that is part way across the extent of the valid-data window, and for each of the data signals, aligning the data signal such that the designated location aligns with the timing signal.Type: GrantFiled: March 30, 2015Date of Patent: May 24, 2016Assignee: Cavium, Inc.Inventors: David Lin, Edward Wade Thoenes
-
Publication number: 20160141012Abstract: An apparatus for controlling memory includes a memory controller, and an interface to data lines connecting it to memory. Each line carries a signal that corresponds to a bit to be written to memory. The interface includes, for each line, circuitry for transmitting a bit to memory via the line, and a data de-skewer. For each line, the de-skewer receives a first data signal that represents a bit to be written. Each line has an inherent skew. The de-skewer generates a second data signal by applying a skew to the first. A selected extent of skew increases a likelihood of sampling the second data signal during a data-valid window thereof. The same de-skewer receives and skews a first data bit read from the memory.Type: ApplicationFiled: November 14, 2014Publication date: May 19, 2016Inventors: David Lin, Edward Wade Thoenes, Thucydides Xanthopoulos
-
Publication number: 20160141017Abstract: A controller includes first and second functional units, first and second clock-signal sources that provide corresponding first and second clock signals that drive the first and second functional units respectively. The second clock-signal generates its second clock-signal based on the first clock-signal. The clock-retardation unit dynamically causes the second clock-signal to have a target time-domain offset relative to the first clock-signal.Type: ApplicationFiled: November 14, 2014Publication date: May 19, 2016Inventors: David Da-Wei Lin, Edward Wade Thoenes
-
Publication number: 20160141013Abstract: An apparatus for controlling memory includes a memory controller, and a data interface that interfaces with and is in data communication with data lines, each having inherent skew. Each data line carries a data signal. The data lines connect the memory controller to the memory. The apparatus also includes data de-skewers, each associated with a corresponding data line, a strobe interface that interfaces with a strobe line that connects the memory controller to the memory and that applies a timing signal to the strobe line, and a strobe de-skewer connected to the strobe line. Each data de-skewer operates in read or write mode. A particular data line's data de-skewer applies a compensation skew to a data signal carried by that line.Type: ApplicationFiled: March 30, 2015Publication date: May 19, 2016Inventors: David Lin, Edward Wade Thoenes
-
Publication number: 20160141018Abstract: A method for controlling a memory includes causing a data de-skewer to operate in a writing mode, at the data de-skewer, receiving a first signal, and skewing the first data signal by a first compensation skew, causing the data de-skewer to operate in a reading mode, at the data de-skewer, receiving a second signal, and skewing the second signal by a second compensation skew, wherein the first signal is representative of a bit from a byte that is to be written to the memory, and wherein the second signal is representative of a bit from a byte that has been read from the memory.Type: ApplicationFiled: November 14, 2014Publication date: May 19, 2016Inventors: David Da-Wei Lin, Edward Wade Thoenes
-
Publication number: 20160141016Abstract: An apparatus for data processing includes first and second functional units driven by corresponding first and second clock-signal sources, and a clock-retardation unit. The clock-retardation unit is configured to cause the second clock-signal to sustain a temporal offset that causes an offset between the first and second clock-signals to step toward a target time-domain offset between the first and second clock-signals.Type: ApplicationFiled: November 14, 2014Publication date: May 19, 2016Inventors: David Da-Wei Lin, Edward Wade Thoenes, Vasudevan Kandadi
-
Patent number: 8461901Abstract: A harmonic rejection mixer having a phase rotator fed by a local oscillator signal. The local oscillator signal has a reference frequency. The phase rotator produces a plurality of output signals, each one of the signals having a common frequency related to the reference frequency and having different relative phase shifts. A plurality of mixer sections, each one of the sections being fed an input signal and a corresponding one of the plurality of output signals mixes the local oscillator signal with the corresponding one of the plurality of output signals fed thereto. A combiner combines the mixer signal from the plurality of mixer sections into a composite output signal. A detector detects energy in a harmonic of the composite signal and for adjusting the output signal of the phase rotator to reduce the selected harmonic of the composite signal.Type: GrantFiled: February 17, 2012Date of Patent: June 11, 2013Assignee: Raytheon CompanyInventors: Matthew A. Morton, Jonathan P. Comeau, Edward Wade Thoenes