Patents by Inventor Effiong Ibok
Effiong Ibok has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20010049186Abstract: A method for fabricating a semiconductor device including a silicon substrate includes forming a thin Oxide base film on a substrate, and then annealing the substrate in ammonia. FET gates are then conventionally formed over the gate insulator. The resultant gate insulator is electrically insulative without degrading performance with respect to a conventional gate oxide insulator.Type: ApplicationFiled: January 7, 2000Publication date: December 6, 2001Inventor: EFFIONG IBOK
-
Patent number: 6239031Abstract: Accurate photolighographic processing is achieved employing a stepper global alignment structure enabling formation thereon of a substantially transparent layer having a substantially planar upper surface. Embodiments include a set of global alignment marks comprising spaced apart trenches, each trench segmented into a plurality of narrow trenches spaced apart by uprights and forming a dummy topographical area of narrow trenches surrounding the set of alignment marks. The segmented trenches and the dummy topographical area effectively provide a substantially uniform topography enabling deposition of a transparent layer without steps and effective local planarization. Since the upper surface of the transparent layer is substantially planar, layers of material deposited on the transparent layer during subsequent processing also have a substantially planar upper surface, thereby enabling transmission of the signal produced by the alignment marks to the stepper with minimal distortion.Type: GrantFiled: January 19, 2000Date of Patent: May 29, 2001Assignee: Advanced Micro Devices, Inc.Inventors: Nick Kepler, Olov Karlsson, Larry Wang, Basab Bandyopadhyah, Effiong Ibok, Christopher F. Lyons
-
Patent number: 6235607Abstract: A method for making an SOI semiconductor device including a silicon substrate includes implanting oxide and Nitrogen into the substrate and then annealing to drive Oxygen and Nitrogen through and below the buried oxide layer. The implanted species interact with the Silicon matrix of the substrate to establish field isolation areas that extend deeper than the buried oxide layer of the SOI device, to ensure adequate component isolation.Type: GrantFiled: January 7, 2000Date of Patent: May 22, 2001Assignee: Advanced Micro Devices, Inc.Inventor: Effiong Ibok
-
Patent number: 6229198Abstract: A transistor is formed comprising a gate electrode with a non-uniform impurity profile increasing from the drain side to the source side, thereby reducing the overlap capacitance between the gate electrode and drain region. In addition, the transverse electrical field in the channel region is maintained by evenly disposing gate impurity atoms throughout the entire gate electrode.Type: GrantFiled: July 20, 1999Date of Patent: May 8, 2001Assignee: Advanced Micro Devices, Inc.Inventors: Effiong Ibok, Carl Huster
-
Patent number: 6225170Abstract: In order to form a self-aligned damascene gate with an attendant contact or contacts, a thick layer of dielectric material is formed over a semiconductor substrate in which drain and source regions have previously been implanted and annealed. This dielectric layer is polished for planarity, a combined gate and contact mask is used to pattern the dielectric, and the interlayer dielectric is etched and the resist is stripped. The gate dielectric is deposited and polysilicon is then deposited over the dielectric and doped by implantation and then annealed. This polysilicon layer is polished to the dielectric level. The wafer is then masked to cover the gate and the polysilicon is anisotropically etched off in the contact areas. The exposed polysilicon at the gate site and the silicon exposed at the contact site are then salicided.Type: GrantFiled: October 28, 1999Date of Patent: May 1, 2001Assignee: Advanced Micro Devices, Inc.Inventors: Effiong Ibok, Richard P. Rouse
-
Patent number: 6207542Abstract: A method for fabricating a semiconductor device including a silicon substrate includes forming a thin Nitrogen Oxide base film on a substrate, and then depositing an ultra-thin nitride film on the base film. The semiconductor device is then annealed in situ in ammonia, following which the device is oxidized in Nitrogen Oxide. FET gates are then conventionally formed over the gate insulator, and the gates are next implanted with Nitrogen to passivate dangling Nitrogen and Silicon bonds in the nitride, thus decreasing the charge content in the film. Consequently, the resultant gate insulator is electrically insulative without degrading performance with respect to a conventional gate oxide insulator.Type: GrantFiled: January 7, 2000Date of Patent: March 27, 2001Assignee: Advanced Micro Devices, Inc.Inventor: Effiong Ibok
-
Patent number: 6204157Abstract: A method for making a semiconductor device including a silicon substrate includes implanting Nitrogen into the substrate after gate stack formation and before source/drain pant implantation. The Nitrogen is implanted and then annealed as appropriate to establish shallow junction regions and minimal overlap regions in the substrate. Then, the source/drain dopant is implanted and activated, with the dopant essentially being constrained by the Nitrogen to remain concentrated in the shallow junction and minimal overlap regions, thereby minimizing junction capacitance and overlap capacitance in the finished device and consequently improving the speed of operation of the device.Type: GrantFiled: January 7, 2000Date of Patent: March 20, 2001Assignee: Advanced Micro Devices, Inc.Inventor: Effiong Ibok
-
Patent number: 6177312Abstract: This invention relates to a method for removing contaminate nitrogen from the peripheral gate region of a non-volatile memory device during production of said device, wherein at least some of the contaminate nitrogen has formed a bond with the surface of the silicon substrate in contact with the gate oxide layer in said gate region, said method comprising: contacting said gate oxide layer and contaminate nitrogen with a gas comprising ozone at a temperature of about 850° C. to about 950° C. for an effective period of time to break said bond; and removing said gate oxide layer and contaminate nitrogen from said surface of said silicon substrate.Type: GrantFiled: March 26, 1998Date of Patent: January 23, 2001Assignees: Advanced Micro Devices, Inc., Fujitsu, Ltd., Fujitsu AMD Semiconductor Limited (FASL)Inventors: Yuesong He, John Jianshi Wang, Toru Ishigaki, Kent Kuohua Chang, Effiong Ibok
-
Patent number: 6171962Abstract: An insulated trench isolation structure with large and small trenches of differing widths is formed in a semiconductor substrate without a planarization mask or etch. Embodiments include forming trenches and refilling them with an insulating material which also covers the substrate surface, followed by polishing to remove an upper portion of the insulating material and to planarize the insulating material above the small trenches. A second layer of insulating material is then deposited to fill seams in the insulating material above the small trenches and to fill steps in the insulating material above the large trenches. The insulating material is then planarized.Type: GrantFiled: December 18, 1997Date of Patent: January 9, 2001Assignee: Advanced Micro Devices, Inc.Inventors: Olov Karlsson, Christopher F. Lyons, Basab Bandyopadhyay, Nick Kepler, Larry Wang, Effiong Ibok
-
Patent number: 6165877Abstract: A method for making a semiconductor device including a silicon substrate includes implanting Nitrogen into the substrate after gate stack formation and before source/drain dopant implantation. The Nitrogen is implanted and then annealed as appropriate to establish shallow junction regions and minimal overlap regions in the substrate. Then, the source/drain dopant is implanted and activated, with the dopant essentially being constrained by the Nitrogen to remain concentrated in the shallow junction and minimal overlap regions, thereby minimizing junction capacitance and overlap capacitance in the finished device and consequently improving the speed of operation of the device.Type: GrantFiled: January 7, 2000Date of Patent: December 26, 2000Assignee: Advanced Micro Devices, Inc.Inventor: Effiong Ibok
-
Patent number: 6162699Abstract: A method for effectively generating limited trench width isolation structures without incurring the susceptibility to dishing problems to produce high quality ICs employs a computer to generate data representing a trench isolation mask capable of being used to etch a limited trench width isolation structure about the perimeter of active region layers, polygate layers, and Local Interconnect (LI) layers. Once the various layers are defined using data on the computer and configured such that chip real estate is maximized, then the boundaries are combined using, for example, logical OR operators to produce data representing an overall composite layer. Once the data representing the composite layer is determined, the data is expanded evenly outward in all horizontal directions by a predetermined amount, .lambda., to produce data representing a preliminary expanded region.Type: GrantFiled: October 29, 1998Date of Patent: December 19, 2000Assignee: Advanced Micro Devices, Inc.Inventors: Larry Wang, Nick Kepler, Olov Karlsson, Basab Bandyopadhyay, Effiong Ibok, Christopher F. Lyons
-
Patent number: 6153486Abstract: A method for making a semiconductor device including a silicon substrate includes implanting oxide into the substrate after gate stack formation and before source/drain dopant implantation. The oxide is implanted such that it defines a concentration profile peak at about 500 .ANG. from the surface of the substrate. Then, Nitrogen is implanted and annealed as appropriate to cause the Nitrogen to agglomerate along the peak of the oxide concentration. The Nitrogen agglomeration establishes the boundary of shallow junction regions and minimal overlap regions in the substrate. Next, the source/drain dopant is implanted and activated, with the dopant essentially being constrained by the Nitrogen to remain concentrated in the shallow junction and minimal overlap regions, thereby minimizing junction capacitance and overlap capacitance in the finished device and consequently improving the speed of operation of the device.Type: GrantFiled: January 7, 2000Date of Patent: November 28, 2000Assignee: Advanced Micro Devices, Inc.Inventor: Effiong Ibok
-
Patent number: 6143624Abstract: An insulated trench isolation structure is formed by ion implanting impurities proximate the trench edges to enhance the silicon oxidation rate and, hence, increase the thickness of the resulting oxide at the trench edges. Embodiments include masking and etching a barrier nitride layer, forming protective spacers on portions of the substrate corresponding to subsequently formed trench edges, etching the trench, removing the protective spacers, ion implanting impurities into those portions of the substrate previously covered by the protective spacers, and then growing an oxide liner. The resulting oxide formed on the trench edges is thick due to the enhanced silicon oxidation rate, thereby avoiding overlap of a subsequently deposited polysilicon layer and breakdown problems attendant upon a thinned gate oxide at the trench edges.Type: GrantFiled: October 14, 1998Date of Patent: November 7, 2000Assignee: Advanced Micro Devices, Inc.Inventors: Nick Kepler, Olov Karlsson, Larry Wang, Basab Bandyopadhyay, Effiong Ibok, Christopher F. Lyons
-
Patent number: 6130467Abstract: An insulated trench isolation structure is formed in a semiconductor substrate with an oxide or nitride spacer overlying and protecting a portion of a pad oxide layer at the trench edge such that the pad oxide layer acts as part of the gate oxide layer. Embodiments include providing a step between the trench fill and the pad oxide layer and forming the protective spacer thereon. The protective spacer protects the underlying portion of the pad oxide layer at the trench edge during pad oxide removal prior to forming a gate oxide. Therefore, it is only necessary to grow the gate oxide on the main surface of the substrate, not at the trench edges. The gate oxide can then be formed uniformly thin, while the remaining pad oxide at the trench edges is relatively thick.Type: GrantFiled: December 18, 1997Date of Patent: October 10, 2000Assignee: Advanced Micro Devices, Inc.Inventors: Basab Bandyopadhyay, Nick Kepler, Olov Karlsson, Larry Wang, Effiong Ibok, Christopher F. Lyons
-
Patent number: 6124183Abstract: An insulated trench isolation structure with large and small trenches of differing widths is formed in a semiconductor substrate using a simplified reverse source/drain planarization mask. Embodiments include forming trenches and refilling them with an insulating material which also covers a main surface of the substrate, polishing to remove an upper portion of the insulating material and to planarize the insulating material above the small trenches, furnace annealing to densify and strengthen the remaining insulating material, masking the insulating material above the large trenches, isotropically etching the insulating material, and polishing to planarize the insulating material. Since the insulating material is partially planarized and strengthened prior to etching, etching can be carried out after the formation of a relatively simple planarization mask over only the large trenches, and not the small trenches.Type: GrantFiled: December 18, 1997Date of Patent: September 26, 2000Assignee: Advanced Micro Devices, Inc.Inventors: Olov Karlsson, Christopher F. Lyons, Basab Bandyopadhyay, Nick Kepler, Larry Wang, Effiong Ibok
-
Patent number: 6090713Abstract: An insulated trench isolation structure with large and small trenches of differing widths is formed in a semiconductor substrate using a simplified reverse source/drain planarization mask. Embodiments include forming trenches and refilling them with an insulating material which also covers the substrate surface, polishing to remove an upper portion of the insulating material and to planarize the insulating material above the small trenches, depositing a second, thin layer of insulating material filling seams in the insulating material above the small trenches, masking the insulating material above the large trenches, isotropically etching, and polishing to planarize the insulating material. Since the insulating material is partially planarized and the seams over the small trenches are filled, etching can be carried out after the formation of a relatively simple planarization mask over only the large trenches, and not the small trenches.Type: GrantFiled: December 18, 1997Date of Patent: July 18, 2000Assignee: Advanced Micro Devices, Inc.Inventors: Olov Karlsson, Christopher F. Lyons, Basab Bandyophadhyay, Nick Kepler, Larry Wang, Effiong Ibok
-
Patent number: 6074927Abstract: A shallow trench isolation structure is formed which enables the growth of a high quality gate oxide at the trench edges and protects the field oxide from gouging during post-gate processing, such as during the local interconnect etch, thereby allowing the formation of high-quality implanted junctions. Embodiments include forming a photoresist mask directly on a pad oxide layer which, in turn, is formed on a main surface of a semiconductor substrate or an epitaxial layer on a semiconductor substrate. After masking, the substrate is etched to form a trench, an oxide liner is grown in the trench surface, and a polish stop layer is deposited in the trench on the oxide liner and on the pad oxide layer. The polish stop layer is then masked to the trench edges, and the polish stop in the trench is anisotropically etched, to remove the polish stop at the bottom of the trenches leaving a portion overlying the side surfaces and edges of the trench on the oxide liner.Type: GrantFiled: June 1, 1998Date of Patent: June 13, 2000Assignee: Advanced Micro Devices, Inc.Inventors: Nick Kepler, Basab Bandyopadhyay, Olov Karlsson, Larry Wang, Effiong Ibok, Christopher F. Lyons
-
Patent number: 6037671Abstract: Accurate photolighographic processing is achieved employing a stepper global alignment structure enabling formation thereon of a substantially transparent layer having a substantially planar upper surface. Embodiments include a set of global alignment marks comprising spaced apart trenches, each trench segmented into a plurality of narrow trenches spaced apart by uprights and forming a dummy topographical area of narrow trenches surrounding the set of alignment marks. The segmented trenches and the dummy topographical area effectively provide a substantially uniform topography enabling deposition of a transparent layer without steps and effective local planarization. Since the upper surface of the transparent layer is substantially planar, layers of material deposited on the transparent layer during subsequent processing also have a substantially planar upper surface, thereby enabling transmission of the signal produced by the alignment marks to the stepper with minimal distortion.Type: GrantFiled: November 3, 1998Date of Patent: March 14, 2000Assignee: Advanced Micro Devices, Inc.Inventors: Nick Kepler, Olov Karlsson, Larry Wang, Basab Bandyopadhyay, Effiong Ibok, Christopher F. Lyons
-
Patent number: 6034395Abstract: Arrangements are provided to increase the process control during the fabrication of the floating/control gate configuration in a non-volatile memory semiconductor device. The arrangements effectively reduce the severity of the topology attributable to the space between adjacent floating gates by advantageously reducing the height of the floating gates in particular locations. The reduced height floating gate's topology allows a subsequently formed control gate to be formed without significant surface depressions. Significant surface depressions in the control gate can lead to cracks in the silicide layer that is formed on the control gate. The cracking usually occurs during subsequent thermal processing of the semiconductor device. Thus the disclosed arrangements prevent cracking of the silicide layer on the control gate, which can affect the performance of the semiconductor device by increasing the resistance of the control gate arrangement.Type: GrantFiled: June 5, 1998Date of Patent: March 7, 2000Assignee: Advanced Micro Devices, Inc.Inventors: Nicholas H. Tripsas, Effiong Ibok, Tuan Duc Pham
-
Patent number: 6025228Abstract: A method of fabricating an interpolysilicon dielectric structure in a non-volatile memory includes the steps of forming a high dielectric constant layer 12 on a floating gate 10 and an oxynitride layer 14 on the high dielectric constant layer 12. A control gate 18 may be formed on the oxynitride layer 14 to produce a dual gate structure with a high capacitance and therefore a high coupling ratio.Type: GrantFiled: November 25, 1997Date of Patent: February 15, 2000Assignee: Advanced Micro Devices, Inc.Inventors: Effiong Ibok, Yue-Song He