Patents by Inventor Eiji Kozuka
Eiji Kozuka has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20120155178Abstract: According to one embodiment, a semiconductor memory device includes a memory, and a data transfer section configured to perform data transfer from and to the memory, and having a first mode to transfer data with a first bit width and a second mode to transfer data with a second bit width. The data transfer section includes a first latch circuit configured to hold first data read from the memory, a second latch circuit configured to hold second data having the first bit width of the first data in the first mode, and to hold third data having the second bit width of the first data in the second mode, and data bus connecting the first latch circuit to the second latch circuit and shared by the first and second modes.Type: ApplicationFiled: September 18, 2011Publication date: June 21, 2012Inventors: Hitoshi OHTA, Mitsuhiro Abe, Eiji Kozuka, Takatomi Izumi
-
Patent number: 7035158Abstract: A fault after an assembling process is saved by using a tester. An error detector circuit compares read data from a memory cell and data from an external input/output terminal by means of a comparator circuit, thereby determining whether a memory cell is good or faulty. The error detector circuit outputs a sense signal COMPERR in the case where the memory cell is faulty. A self fuse program circuit causes a latch circuit LAi to latch an external address as a save address upon receipt of the sense signal COMPERR. By a counter Ci and a switch circuit SW, programming of a save address is carried out by transferring the save address latched at the latch circuit LAi to a fuse program circuit FPi on one bit by one bit basis.Type: GrantFiled: November 26, 2003Date of Patent: April 25, 2006Assignee: Kabushiki Kaisha ToshibaInventor: Eiji Kozuka
-
Patent number: 6999356Abstract: A semiconductor device that generates a desired internal power supply by using, as a reference potential, a potential obtained by adjusting a preset standard potential, the semiconductor device comprises; a reference potential selection circuit selecting the reference potential on the basis of digital data from among a plurality of potentials of different levels which are obtained by dividing a power supply voltage, and outputting the reference potential instead of the standard potential; a first decision circuit deciding bits of the digital data; a second decision circuit deciding the bits of the digital data, separately from the first decision circuit; and a data transfer circuit transferring to the reference potential selection circuit the digital data which is decided by either one of the first and second decision circuits.Type: GrantFiled: September 16, 2004Date of Patent: February 14, 2006Assignee: Kabushiki Kaisha ToshibaInventors: Eiji Kozuka, Yasuhiro Suematsu, Kazuaki Kawaguchi, Mikio Miyata
-
Publication number: 20050088870Abstract: A semiconductor device that generates a desired internal power supply by using, as a reference potential, a potential obtained by adjusting a preset standard potential, the semiconductor device comprises; a reference potential selection circuit selecting said reference potential on the basis of digital data from among a plurality of potentials of different levels which are obtained by dividing a power supply voltage, and outputting said reference potential in place of said standard potential; a first decision circuit deciding bits of said digital data; a second decision circuit deciding the bits of said digital data, separately from said first decision circuit; and a data transfer circuit transferring to said reference potential selection circuit said digital data which is decided by either one of said first and second decision circuits.Type: ApplicationFiled: September 16, 2004Publication date: April 28, 2005Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Eiji Kozuka, Yasuhiro Suematsu, Kazuaki Kawaguchi, Mikio Miyata
-
Publication number: 20040136248Abstract: A fault after an assembling process is saved by using a tester. An error detector circuit compares read data from a memory cell and data from an external input/output terminal by means of a comparator circuit, thereby determining whether a memory cell is good or faulty. The error detector circuit outputs a sense signal COMPERR in the case where the memory cell is faulty. A self fuse program circuit causes a latch circuit LAi to latch an external address as a save address upon receipt of the sense signal COMPERR. By a counter Ci and a switch circuit SW, programming of a save address is carried out by transferring the save address latched at the latch circuit LAi to a fuse program circuit FPi on one bit by one bit basis.Type: ApplicationFiled: November 26, 2003Publication date: July 15, 2004Applicant: KABUSHIKI KAISHA TOSHIBAInventor: Eiji Kozuka
-
Patent number: 6680873Abstract: The output terminal of a voltage generation circuit is connected to one end portion of a fuse circuit. A transistor is connected to the other end portion of the fuse circuit. In program mode, a voltage generated from the voltage generation circuit is applied to the fuse circuit and a current flows through the fuse circuit and the transistor. In verify mode, a current generated from the voltage generation circuit flows into a pad through a selected fuse circuit and a detection circuit.Type: GrantFiled: January 8, 2002Date of Patent: January 20, 2004Assignee: Kabushiki Kaisha ToshibaInventors: Kazuyoshi Muraoka, Eiji Kozuka
-
Publication number: 20020093867Abstract: The output terminal of a voltage generation circuit is connected to one end portion of a fuse circuit. A transistor is connected to the other end portion of the fuse circuit. In program mode, a voltage generated from the voltage generation circuit is applied to the fuse circuit and a current flows through the fuse circuit and the transistor. In verify mode, a current generated from the voltage generation circuit flows into a pad through a selected fuse circuit and a detection circuit.Type: ApplicationFiled: January 8, 2002Publication date: July 18, 2002Inventors: Kazuyoshi Muraoka, Eiji Kozuka
-
Patent number: 5990729Abstract: A semiconductor integrated circuit can precisely identify the level of an external input signal by stably supplying an internally stepped down voltage.Type: GrantFiled: October 29, 1997Date of Patent: November 23, 1999Assignee: Kabushiki Kaisha ToshibaInventors: Eiji Kozuka, Masaru Koyanagi
-
Patent number: 5691570Abstract: Normal and reverse IC patterns are each a mirror image of the other. The normal and reverse IC patterns are simultaneously formed on a semiconductor wafer and are simultaneously tested. The wafer with these IC patterns is cut into chips, which are packaged. The normal and reverse IC packages show identical parasitic impedance and uniform performance.Type: GrantFiled: September 25, 1996Date of Patent: November 25, 1997Assignee: Kabushiki Kaisha ToshibaInventor: Eiji Kozuka
-
Patent number: 5381372Abstract: A semiconductor memory device has a plurality of memory cell arrays; input and output sections each provided so as to correspond to each of the memory cell arrays; and an allocating section provided between the memory cell arrays and the input and output sections, for allocating one of the memory cell arrays to one of the input output sections in ordinary mode, and a plurality of the memory cell arrays to one of the input and output sections in test mode. In the operation test mode, since only a part of the input and output sections are used, it is possible to decrease the number of chips connected to the I/O pins (whose maximum number is limited) of the tester so as to be testable simultaneously, so that the number of chips whose operation tests can be implemented simultaneously can be increased, thus reducing the time required for the operation test of the memory device as a whole.Type: GrantFiled: May 5, 1993Date of Patent: January 10, 1995Assignee: Kabushiki Kaisha ToshibaInventors: Eiji Kozuka, Naokazu Miyawaki
-
Patent number: 5337286Abstract: A semiconductor memory device is adapted for storing, as a unit of memory information, multiple-bit data constituted by signal data comprised of bit data of 2.sup.n bits (n is a natural number) and remainder data comprised of bit data of C bits (C is a natural number, C<2.sup.n). This semiconductor memory device includes a plurality of circuit blocks comprising, e.g., two memory cell groups each comprised of a plurality of memory cells, and a row decoder and a column decoder adapted for allowing respective desired ones of the memory cells within the memory cell groups to be selectively active. Thus, the row decoder and the column decoder become operative so that the bit data serving as the signal data is assigned to one or plural circuit blocks by one bit or plural bits, and the bit data serving as the remainder data is assigned to any circuit block in which bit assignment has been made.Type: GrantFiled: December 21, 1992Date of Patent: August 9, 1994Assignee: Kabushiki Kaisha ToshibaInventors: Osamu Ohto, Tomoyuki Hamano, Eiji Kozuka, Naokazu Miyawaki
-
Patent number: 5229846Abstract: In a semiconductor device including a semiconductor chip, a lead frame with a die pad and plural leads, and a sealing body. The die pad is divided into a plurality of small pieces, and at least one of the plural divided pieces is electrically connected to at least one lead to which a potential is applied. Since the divided die pad is used as a wiring lead, the inductance and resistance of the voltage supply line or the ground line within the chip can be reduced, thus reducing the occurrence of supply voltage and output noise for prevention of erroneous operation.Type: GrantFiled: August 12, 1991Date of Patent: July 20, 1993Assignee: Kabushiki Kaisha ToshibaInventor: Eiji Kozuka