Patents by Inventor Ellen M. Lee
Ellen M. Lee has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11375225Abstract: An apparatus includes a memory and a hardware pipeline. The memory may be configured to store video data. The video data includes a plurality of sections of one or more pictures that may be processed independently. The hardware pipeline comprises a plurality of pipeline stages implementing a video coding process comprising a number of steps. Each of the plurality of pipeline stages performs an associated task of a different step of the video coding process in a substantially similar time on a different one of the plurality of sections as each of the plurality of sections pass through each of the pipeline stages. At least one of the plurality of pipeline stages communicates predictor information that is based on actual neighbor data to an earlier stage of the hardware pipeline.Type: GrantFiled: January 30, 2018Date of Patent: June 28, 2022Assignee: Ambarella International LPInventors: Leslie D. Kohn, Ellen M. Lee, Peter Verplaetse
-
Patent number: 10412400Abstract: An apparatus generally having a plurality of memories and a first circuit is disclosed. The memories may be configured to store a plurality of first data points. The first data points generally form a two-dimensional block. The first data points may be arranged among the memories such that a load cycle from the memories accesses a rectangular region of the two-dimensional block. The load cycle generally comprises a plurality of read cycles, a different one of the read cycles corresponding to each one of the memories. The first circuit may be configured to (i) receive the first data points as read from the memories and (ii) generate a plurality of second data points by a video codec transformation of the first data points between a spatial domain and a frequency domain.Type: GrantFiled: December 18, 2014Date of Patent: September 10, 2019Assignee: Ambarella, Inc.Inventors: Ellen M. Lee, Yat Kuen Wong
-
Patent number: 10051292Abstract: An apparatus includes a circuit and a processor. The circuit may be configured to (i) generate a plurality of sets of coefficients by compressing a tile in a picture in a video signal at each of a plurality of different sizes of a plurality of coding units in a coding tree unit and (ii) reconstruct the tile based on a particular one of the sets of coefficients. The sets of coefficients may be generated at two or more of the different sizes of the coding units in parallel. Each of the sets of coefficients may be generated in a corresponding one of a plurality of pipelines that operate in parallel. Each of the sets of coefficients may have a same number of the coefficients. The processor may be configured to select the particular set of coefficients in response to the compression of the tile.Type: GrantFiled: January 30, 2017Date of Patent: August 14, 2018Assignee: Ambarella, Inc.Inventors: Leslie D. Kohn, Ellen M. Lee, Peter Verplaetse
-
Patent number: 9924165Abstract: An apparatus includes a memory and a processor. The memory may be configured to store video data. The video data includes a plurality of sections of one or more pictures that can be processed independently. The processor generally includes a hardware pipeline. The hardware pipeline implements a number of stages of a video coding process, such that each stage performs an associated task in a substantially similar time on a different one of said plurality of sections.Type: GrantFiled: July 3, 2013Date of Patent: March 20, 2018Assignee: Ambarella, Inc.Inventors: Leslie D. Kohn, Ellen M. Lee, Peter Verplaetse
-
Patent number: 9596470Abstract: An apparatus having a circuit and a processor is disclosed. The circuit may be configured to (i) generate a plurality of sets of coefficients by compressing a block in a picture in a video signal at a plurality of different sizes of coding units in a coding tree unit and (ii) generate an output signal by entropy encoding a particular one of the sets of coefficients. Each set of coefficients may be generated in a corresponding one of a plurality of pipelines that operate in parallel. The processor may be configured to select the particular set of coefficients in response to the compressing.Type: GrantFiled: October 8, 2013Date of Patent: March 14, 2017Assignee: Ambarella, Inc.Inventors: Leslie D. Kohn, Ellen M. Lee, Peter Verplaetse
-
Patent number: 9378561Abstract: An apparatus comprising a decoder circuit, a memory circuit and a processing circuit. The decoder circuit may be configured to generate a first intermediate signal having a plurality of coefficients of a target layer and a plurality of coefficients of a base layer, in response to an input bitstream. The memory circuit may be configured to (i) store the first intermediate signal and (ii) present (a) a second intermediate signal comprising the plurality of coefficients of the target layer or (b) a third intermediate signal comprising the plurality of coefficients of the base layer.Type: GrantFiled: June 8, 2010Date of Patent: June 28, 2016Assignee: Ambarella, Inc.Inventors: Leslie D. Kohn, Ellen M. Lee, Peter Verplaetse
-
Publication number: 20150248707Abstract: A recommendations system enables an advertiser to serve a personalized hotel recommendation to a user based on a wide variety of client data associated with the user. The client data describes the user's hotel booking preferences which is matched to hotel property data, describing the characteristics of particular hotel offers. The recommendations system selects a particular hotel offer to recommend to the user by comparing the hotel property data to the client data associated with the user. The recommendations system serves a recommendation to a user based on the selected hotel offer.Type: ApplicationFiled: March 3, 2014Publication date: September 3, 2015Inventors: Hongcheng Mi, Ellen M. Lee
-
Publication number: 20150248706Abstract: An advertisement system enables an advertiser to serve a targeted advertisement to a user based on data collected across multiple client devices associated with the same user. The advertisement system correlates client devices to a particular user by collecting, analyzing, and comparing behavioral data, transactional data, and loyalty status data associated with each client device. The advertisement system uses device correlations to serve a targeted advertisement to a user across one or more of the correlated devices.Type: ApplicationFiled: March 3, 2014Publication date: September 3, 2015Inventors: Hongcheng Mi, Ellen M. Lee
-
Patent number: 8923405Abstract: An apparatus generally having a plurality of memories and a first circuit is disclosed. The memories may be configured to store a plurality of first data points. The first data points generally form a two-dimensional block. The first data points may be arranged among the memories such that a load cycle from the memories accesses a rectangular region of the two-dimensional block. The load cycle generally comprises a plurality of read cycles, a different one of the read cycles corresponding to each one of the memories. The first circuit may be configured to (i) receive the first data points as read from the memories and (ii) generate a plurality of second data points by a video codec transformation of the first data points between a spatial domain and a frequency domain.Type: GrantFiled: January 25, 2010Date of Patent: December 30, 2014Assignee: Ambarella, Inc.Inventors: Ellen M. Lee, Yat Kuen Wong
-
Patent number: 8391367Abstract: An apparatus comprising a transform circuit, a first coder circuit, a second coder circuit, and a memory circuit. The transform circuit may be configured to generate (i) one or more first coefficients in response to a sample signal when in a first mode and (ii) the sample signal in response to the first coefficients when in a second mode. The first coder circuit may be configured to generate (i) a first bitstream signal in response to one or more second coefficients when in the first mode and (ii) the second coefficients in response to the first bitstream signal when in the second mode. The second coder circuit may be configured to generate (i) a second bitstream signal in response to one or more third coefficients when in the first mode and (ii) the third coefficients in response to the second bitstream signal when in the second mode. The memory circuit may be configured to store the first coefficients, the second coefficients, and the third coefficients.Type: GrantFiled: December 23, 2009Date of Patent: March 5, 2013Assignee: Ambarella, Inc.Inventors: Leslie D. Kohn, Ellen M. Lee, Benghan Lui