Patents by Inventor Elmer H. Guritz
Elmer H. Guritz has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7072294Abstract: A method, apparatus and network device for controlling the flow of network data arranged in frames and minimizing congestion is disclosed. A status error indicator is generated within a receive FIFO memory indicative of a frame overflow within the receive FIFO memory. In response to the status error indicator, an early congestion interrupt is generated to a host processor indicative that a frame overflow has occurred within the receive FIFO memory. The incoming frame is discarded and the services of received frames are enhanced by one of either increasing the number of words of a direct memory access (DMA) unit burst size, or modifying the time-slice of other active processes.Type: GrantFiled: February 24, 2004Date of Patent: July 4, 2006Assignee: STMicroelectronics, Inc.Inventors: Christian D. Kasper, Elmer H. Guritz
-
Publication number: 20040174813Abstract: A method, apparatus and network device for controlling the flow of network data arranged in frames and minimizing congestion, such as in the receive port of an HDLC controller is disclosed. A status error indicator is generated within a receive FIFO memory indicative of a frame overflow within the receive FIFO memory. In response to the status error indicator, an early congestion interrupt is generated to a host processor indicative that a frame overflow has occurred within the receive FIFO memory. The incoming frame is discarded and the services of received frames are enhanced by one of either increasing the number of words of a direct memory access (DMA) unit burst size, or modifying the time-slice of other active processes.Type: ApplicationFiled: February 24, 2004Publication date: September 9, 2004Applicant: STMicroelectronics, Inc.Inventors: Christian D. Kasper, Elmer H. Guritz
-
Patent number: 6717910Abstract: A method, apparatus and network device for controlling the flow of network data arranged in frames and minimizing congestion, such as in the receive port of an HDLC controller is disclosed. A status error indicator is generated within a receive FIFO memory indicative of a frame overflow within the receive FIFO memory. In response to the status error indicator, an early congestion interrupt is generated to a host processor indicative that a frame overflow has occurred within the receive FIFO memory. The incoming frame is discarded and the services of received frames are enhanced by one of either increasing the number of words of a direct memory access (DMA) unit burst size, or modifying the time-slice of other active processes.Type: GrantFiled: September 30, 1998Date of Patent: April 6, 2004Assignee: STMicroelectronics, Inc.Inventors: Christian D. Kasper, Elmer H. Guritz
-
Publication number: 20030001589Abstract: A fuse-redundancy circuit for use in an integrated circuit and method for operating the same. The fuse-redundancy circuit comprises at least two fuses, at least two fuse-control devices, and a status-checking circuit. Each one of the at least two fuse-control devices is operable to control an electric current flowing through a corresponding one of the at least two fuses. The status-checking circuit operable to generate a status signal having (i) a first state when at least one of the at least two fuses is blown, and (ii) a second state otherwise.Type: ApplicationFiled: April 29, 2002Publication date: January 2, 2003Applicant: STMicroelectronics, Inc.Inventors: Tsiu Chiu Chan, Elmer H. Guritz, Michael J. Callahan
-
Patent number: 5821136Abstract: A CMOS device architecture which includes substrate-gated inverted PMOS transistors, as well as bulk NMOS. The inverted-PMOS channels are formed in a different layer from the NMOS gates, and these layers may even have different compositions. Moreover, the NMOS and inverted-PMOS devices have different gate oxide layers, so the thicknesses can be independently optimized. The drain underlap of the inverted device is defined by a patterning step, so it can be increased for high-voltage operation if desired.Type: GrantFiled: August 15, 1996Date of Patent: October 13, 1998Assignee: STMicroelectronics, Inc.Inventors: Tsiu Chiu Chan, Yu-Pin Han, Elmer H. Guritz, Richard A. Blanchard
-
Patent number: 5801396Abstract: A CMOS device architecture which includes substrate-gated inverted PMOS transistors, as well as bulk NMOS. The inverted-PMOS channels are formed in a different layer from the NMOS gates, and these layers may even have different compositions. Moreover, the NMOS and inverted-PMOS devices have different gate oxide layers, so the thicknesses can be independently optimized. The drain underlap of the inverted device is defined by a patterning step, so it can be increased for high-voltage operation if desired.Type: GrantFiled: June 7, 1995Date of Patent: September 1, 1998Assignee: STMicroelectronics, Inc.Inventors: Tsiu Chiu Chan, Yu-Pin Han, Elmer H. Guritz, Richard A. Blanchard
-
Patent number: 5770892Abstract: A CMOS SRAM cell has a polycrystalline silicon signal line between a common node, which is the data storage node, and the power supply. A field effect device is fabricated within this polycrystalline silicon signal line. The channel of the field effect device is separated from an active region in the substrate by a thin gate dielectric, and the active region within the substrate functions as the control gate for the field effect device. Such a device can be used to provide polycrystalline silicon P-channel transistors for use in CMOS SRAM cells.Type: GrantFiled: June 2, 1995Date of Patent: June 23, 1998Assignee: SGS-Thomson Microelectronics, Inc.Inventors: Tsiu C. Chan, Yu-Pin Han, Elmer H. Guritz
-
Patent number: 5623438Abstract: A semiconductor read only memory device includes memory cells arranged in a matrix of rows and columns; word lines crossing the matrix, wherein one word line is connected to each row of memory cells; and bit lines interdigitated with column lines and positioned such that each column of memory cells is between a bit line and a column line. The matrix is subdivided into cells, where each cell has four memory cells arranged symmetrically about a bit line in two rows and two columns. All four of the cells are connected to the bit line at a common electrical node, wherein selected cells are connected to a column line. The memory device also includes a row select driver for selecting memory cells in a single row; a column select driver for selecting a single column line; and circuitry for selecting one of the bit lines adjacent to a column line.Type: GrantFiled: August 26, 1996Date of Patent: April 22, 1997Assignee: SGS-Thomson Microelectronics, Inc.Inventors: Elmer H. Guritz, Tsiu C. Chan
-
Patent number: 5377153Abstract: A semiconductor read only memory device includes memory cells arranged in a matrix of rows and columns; word lines crossing the matrix, wherein one word line is connected to each row of memory cells; and bit lines interdigitated with column lines and positioned such that each column of memory cells is between a bit line and a column line. The matrix is subdivided into cells, where each cell has four memory cells arranged symmetrically about a bit line in two rows and two columns. All four of the cells are connected to the bit line at a common electrical node, wherein selected cells are connected to a column line. The memory device also includes a row select driver for selecting memory cells in a single row; a column select driver for selecting a single column line; and circuitry for selecting one of the bit lines adjacent to a column line.Type: GrantFiled: November 30, 1992Date of Patent: December 27, 1994Assignee: SGS-Thomson Microelectronics, Inc.Inventors: Elmer H. Guritz, Tsiu C. Chan
-
Patent number: 5135888Abstract: A CMOS SRAM cell has a polycrystalline silicon signal line between a common node, which is the data storage node, and the power supply. A field effect device is fabricated within this polycrystalline silicon signal line. The channel of the field effect device is separated from an active area in the substrate by a thin gate dielectric, and the active region within the substrate functions as the control gate for the field effect device. Such a device can be used to provide polycrystalline silicon P-channel transistors for use in CMOS SPRAM cells.Type: GrantFiled: May 31, 1990Date of Patent: August 4, 1992Assignee: SGS-Thomson Microelectronics, Inc.Inventors: Tsiu C. Chan, Yu-Pin Han, Elmer H. Guritz
-
Patent number: 4142118Abstract: An MOS integrated circuit includes internal circuitry for detecting the voltage level of an external power supply. The internal circuitry comprises networks for producing two reference voltages, each of which varies with supply voltage in a different but predictable manner such that when the reference voltages are equal, the supply voltage is at a sufficiently high level to assure the generation of valid logic levels. As the supply voltage increases beyond such level, the two reference voltages diverge in value, detection of which is achieved with a different amplifier. Circuitry responsive to the output of the differential amplifier gives a positive indication of sufficient supply voltage to other circuit portions of the integrated circuit device.Type: GrantFiled: August 18, 1977Date of Patent: February 27, 1979Assignee: Mostek CorporationInventor: Elmer H. Guritz