Patents by Inventor Elwyn R. Berlekamp
Elwyn R. Berlekamp has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 5271022Abstract: Estimates of the horizontal and vertical positions of digital bits on film are corrected by tracking the bit transition boundaries in the horizontal and vertical directions. Frequency of useful film bit transitions in the vertical direction is maximized prior to recording by error correction encoding the digital audio bytes using a symmetrical generator polynomial and then selectively inverting symmetric portions of each codeword. Frequency of useful film bit transitions in the horizontal direction is maximized prior to recording by channel encoding the error correction symbols in each codeword so as to force the weight of the resulting symbol to be half the number of data bits per symbol.Type: GrantFiled: June 19, 1992Date of Patent: December 14, 1993Assignee: Cyclotomics, IncorporatedInventors: Elwyn R. Berlekamp, Lloyd R. Welch
-
Patent number: 5271021Abstract: Estimates of the horizontal and vertical positions of digital bits on film are corrected by tracking the bit transition boundaries in the horizontal and vertical directions. Frequency of useful film bit transitions in the vertical direction is maximized prior to recording by error correction encoding the digital audio bytes using a symmetrical generator polynomial and then selectively inverting symmetric portions of each codeword. Frequency of useful film bit transistions in the horizontal direction is maximized prior to recording by channel encoding the error correction symbols in each codeword so as to force the weight of the resulting symbol to be half the number of data bits per symbol.Type: GrantFiled: December 13, 1991Date of Patent: December 14, 1993Assignee: Cyclotomics, IncorporatedInventors: Elwyn R. Berlekamp, Lloyd R. Welch
-
Patent number: 4958348Abstract: A Reed-Solomon decoder is implemented in systolic arrays wherein clock and control information propagate serially with the data. Progressive loss of coherence in such arrays is compensated by a folded array structure symmetrized in clock control whereby coherence is progressively re-established at the output of each such array.Type: GrantFiled: November 21, 1988Date of Patent: September 18, 1990Assignee: Eastman Kodak CompanyInventors: Elwyn R. Berlekamp, Gadiel Seroussi, Po Tong
-
Patent number: 4926169Abstract: Transmitting and receiving apparatus for transmitting data which includes a purged extended Golay (22,7) code encoder at the transmitter for encoding digital data into constant weight unbalanced codewords representative of the digital data. The constant weight unbalanced codewords contain error correction bits and are preferably transmitted as balanced codewords. When the receiver decodes the original digital data, improved tracking and acquisition of the transmitted data is achieved.Type: GrantFiled: November 28, 1988Date of Patent: May 15, 1990Assignee: UNISYS Corp.Inventors: Po Tong, Elwyn R. Berlekamp, Robert J. Currie, Craig K. Rushforth
-
Patent number: 4916702Abstract: In an error trapping decoder in which a received codeword is shifted through a re-encoder shift register to produce a set of r syndrome characters and in which the encoder shift register is then isolated and its contents shifted until a number of consecutive zero virtual check characters is produced therein, the capacity to trap long error bursts is enhanced by increasing the size of the code and by demanding that the minimum number of consecutive zero virtual check characters be only sufficient to ensure an acceptably low probability that one or more of the zero-value virtual check characters is a false indication. Such a decoder may be used to determine the location of an error burst in a received block of interleaved codewords as long as at least one of the codewords in the block produces the minimum number of consecutive zero-value virtual check characters after a requisite number of shifts of the encoder.Type: GrantFiled: June 17, 1988Date of Patent: April 10, 1990Assignee: Cyclotomics, Inc.Inventor: Elwyn R. Berlekamp
-
Patent number: 4821268Abstract: In a Reed-Solomon Decoder, each byte of a received codeword is matched to the closest resembling one of a set of allowed symbols and assigned a certain reliability, reflecting the degree of resemblance. The symbols thus matched are arranged in descending order to reliability to form a virtual codeword, the first K symbols being virtual message bytes and the remaining r symbols being virtual check bytes. The virtual codeword is then decoded using an algorithm which produces a series of iterative approximations to the transmitted codeword. The approximation most closely resembling the received codeword is selected as the corrected codeword.Type: GrantFiled: October 26, 1987Date of Patent: April 11, 1989Assignee: Cyclotomics, Inc.Inventor: Elwyn R. Berlekamp
-
Patent number: 4803566Abstract: In a multi-channel device for the processing of digital data bytes comprised of parallel arrangements of data bits, the invention calls for recognition of the fact that--irrespective of skew and other interchannel variations in the processing of such data bits--the median-occurring bit of each successive data byte constitutes a good representative of the time of occurrence of the byte in question. By suitably buffering the bits of successive data bytes, a "median clock" that is slaved to the aforenoted "median-occurring" bits may be used to clock data bytes--devoid of inter-channel timing errors--out of the apparatus used for the indicated buffering operation.Type: GrantFiled: August 1, 1983Date of Patent: February 7, 1989Assignee: Eastman Kodak CompanyInventors: Elwyn R. Berlekamp, James A. Bixby, James U. Lemke
-
Patent number: 4731676Abstract: In a multi-channel apparatus, a first plurality of N channels support user data and associated error correction and a second plurality of channels each contain a unique p-bit symbol followed by N consecutive M-bit samples of each of the N data channels. The receiver or retriever apparatus regenerates a system clock from all channels and examines the respective bit streams to score each bit phase as a match or a non-match of the sample in the synch channel with each M bit sample of the respective N data streams, and for each such N channels a counter corresponding to the then current phase is incremented or decremented. Relative skew for the N channels is derived from the addresses of the first counter to overflow for each of the N channels.Type: GrantFiled: December 13, 1985Date of Patent: March 15, 1988Assignee: Cyclotomics, Inc.Inventor: Elwyn R. Berlekamp
-
Patent number: 4633470Abstract: Error correction for polynomial block codes is achieved without prior evaluation of power sum symmetric functions. The received word R (z) is reduced mod G (z), the generator of the code and a function F (z) of error locator polynomial W(z), errata values Y and code dependent functions f(x.sub.i) of the error positions x.sub.i given by ##EQU1## is decomposed into a rational polynomial function N (z)/W (z) for which deg (N (z) )<deg ( W (z) )<number of correctable errors. W (z) is the error locator polynomial, the roots of which are the errata locations X and Y, the correction to the received character is obtained from ##EQU2## evaluated at X.sub.i using non-erased check symbols of R (z). Correction is carried out in a crossbar switch structure which recalls a stored copy of R (z) and corrects bits as specified by (X.sub.i, Y.sub.i).Type: GrantFiled: September 27, 1983Date of Patent: December 30, 1986Assignee: Cyclotomics, Inc.Inventors: Lloyd R. Welch, Elwyn R. Berlekamp
-
Patent number: 4633486Abstract: To each bit time of a data block, there is associated a counter which is incremented or decremented in accord with the congruence or non-congruence of the c bit sequence associated with the respective counter (for example, the first bit of the c bit sequence). The counters are initialized to an optimum non-zero value and after receiving a number of blocks of data, each containing one sync symbol, the synchronization is determined from the relative content of the counters.Type: GrantFiled: October 4, 1985Date of Patent: December 30, 1986Assignee: Cyclotomics, Inc.Inventors: Elwyn R. Berlekamp, Po Tong
-
Patent number: 4559625Abstract: An improved method and apparatus for interleaving block codes exploits helical symmetry whereby correspondingly positioned code symbols of code words of length n interleaved to depth i, i<n, are separated on the channel by .alpha.i+.beta. symbol intervals where 1+.gamma..gtoreq.i is averaged over the i correspondingly positioned symbols and .alpha.and .vertline..beta..vertline. are integers >1. The requirement for synchrony is reduced to a period counted modulo n instead of mod (n.times.i). For the case i=n-1, the total interleaving delay is reduced to 2(n-1)n and phase dependence of burst error onset is minimized. The performance of the de-interleaver is enhanced through a pseudo fade detector implemented by creating erasures prior to decoding, at certain positions for codewords subsequent to confirmed error. Synchronization of interleaver and de-interleaver is accomplished in apparatus which inspects all c contiguous bit patterns corresponding to a c bit synch symbol.Type: GrantFiled: July 28, 1983Date of Patent: December 17, 1985Assignee: Cyclotomics, Inc.Inventors: Elwyn R. Berlekamp, Po Tong
-
Patent number: 4410989Abstract: An encoder for Reed Solomon codes employs structure for producing interleaved code wherein redundancy bits are realized by a bit serial multiplicative procedure. Operations are accomplished with respect to the dual basis to the conventional polynomial representational basis as coefficients of successive powers of an element of a finite field. Code bits are generated and interleaved by a feedback shift register constructed from standard RAM chips. The structure is simplified by selection of a generator polynomial from a class which exhibits symmetry whereby the number of independent coefficients for representing the generator polynomial is halved.Type: GrantFiled: December 11, 1980Date of Patent: October 18, 1983Assignee: Cyclotomics, Inc.Inventor: Elwyn R. Berlekamp
-
Patent number: 4162480Abstract: Errors are corrected in a cyclic encoded data stream, consisting of sequential groups of data bits and check bits, by means of a novel digital computer. The computer employs a stored program and is organized into three distinct substructures, each having an independent internal addressable memory and all capable of synchronous concurrent operation. An arithmetic unit substructure including a data memory implements finite field arithmetic operations upon received data.The arithmetic unit includes a Galois field manipulative subunit for producing finite field products and sums over the field GF(2.sup.5) from operands selected from three registers which derive data from the memory of the arithmetic unit, another register, or the result of a currently executed Galois field operation. The preferred embodiment is especially suitable for correcting data encoded in the Reed-Solomon (31,15) code.An address generator realizes address modification in the Galois field GF(2.sup.Type: GrantFiled: January 28, 1977Date of Patent: July 24, 1979Assignee: Cyclotomics, Inc.Inventor: Elwyn R. Berlekamp