Patents by Inventor Erez Izenberg
Erez Izenberg has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20210124710Abstract: Apparatus and methods are disclosed herein for remote, direct memory access (RDMA) technology that enables direct memory access from one host computer memory to another host computer memory over a physical or virtual computer network according to a number of different RDMA protocols. In one example, a method includes receiving remote direct memory access (RDMA) packets via a network adapter, deriving a protocol index identifying an RDMA protocol used to encode data for an RDMA transaction associated with the RDMA packets, applying the protocol index to a generate RDMA commands from header information in at least one of the received RDMA packets, and performing an RDMA operation using the RDMA commands.Type: ApplicationFiled: December 31, 2020Publication date: April 29, 2021Applicant: Amazon Technologies, Inc.Inventors: Erez Izenberg, Leah Shalev, Nafea Bshara, Guy Nakibly, Georgy Machulsky
-
Patent number: 10963414Abstract: The following description is directed to a configurable logic platform. In one example, a configurable logic platform includes host logic and a reconfigurable logic region. The reconfigurable logic region can include logic blocks that are configurable to implement application logic. The host logic can be used for encapsulating the reconfigurable logic region. The host logic can include a host interface for communicating with a processor. The host logic can include a management function accessible via the host interface. The management function can be adapted to cause the reconfigurable logic region to be configured with the application logic in response to an authorized request from the host interface. The host logic can include a data path function accessible via the host interface. The data path function can include a layer for formatting data transfers between the host interface and the application logic.Type: GrantFiled: February 27, 2019Date of Patent: March 30, 2021Assignee: Amazon Technologies, Inc.Inventors: Islam Atta, Christopher Joseph Pettey, Asif Khan, Robert Michael Johnson, Mark Bradley Davis, Erez Izenberg, Nafea Bshara, Kypros Constantinides
-
Publication number: 20210084128Abstract: A packet processing technique can include selecting a protocol field from the packet, and performing a comparison of the selected protocol field with comparison data in a compare logic array to output a protocol index. The protocol index can be used as an address to read parsing commands from a parse control table, and a parse result can be generated based on executing the parsing commands on the packet. The parse results are used to derive a parse result vector, which can be used by a forwarding engine to forward the packet.Type: ApplicationFiled: December 1, 2020Publication date: March 18, 2021Inventors: Ofer Naaman, Erez Izenberg, Nafea Bshara
-
Patent number: 10944818Abstract: In various implementations, provided are techniques for verifying the accuracy of the network time maintained by a client device. In various implementations, a server can be configured to obtain network time information from a network. A particular client device can also obtain the network time information, and use the network time information to compute a network time for applications executing on the network device. The client device can periodically transmit the network time information to the mirror server. When the mirror server receives the time synchronization information from a client device, the mirror server can compare the client device's network time information to the network time information captured by the mirror server. In this way, the mirror server can verify the client device's time accuracy. The mirror server and/or the client device can subsequently perform a corrective action when the client device's time is not accurate.Type: GrantFiled: August 30, 2017Date of Patent: March 9, 2021Assignee: Amazon Technologies, Inc.Inventors: Erez Izenberg, Nafea Bshara
-
Patent number: 10911358Abstract: A data or packet processing device such as a network interface controller may include cache control logic that is configured to obtain a set of memory descriptors associated with a queue from the memory. The set of descriptors can be stored in the cache. When a request for processing a data packet associated with the queue is received, the cache control logic can determine that the cache is storing memory descriptors for processing the data packet, and provide the memory descriptors used for processing the packet.Type: GrantFiled: April 15, 2019Date of Patent: February 2, 2021Assignee: Amazon Technologies, Inc.Inventors: Guy Nakibly, Benzi Denkberg, Erez Izenberg, Nafea Bshara, Uri Leder, Ofer Frishman
-
Patent number: 10884974Abstract: Apparatus and methods are disclosed herein for remote, direct memory access (RDMA) technology that enables direct memory access from one host computer memory to another host computer memory over a physical or virtual computer network according to a number of different RDMA protocols. In one example, a method includes receiving remote direct memory access (RDMA) packets via a network adapter, deriving a protocol index identifying an RDMA protocol used to encode data for an RDMA transaction associated with the RDMA packets, applying the protocol index to a generate RDMA commands from header information in at least one of the received RDMA packets, and performing an RDMA operation using the RDMA commands.Type: GrantFiled: December 3, 2019Date of Patent: January 5, 2021Assignee: Amazon Technologies, Inc.Inventors: Erez Izenberg, Leah Shalev, Nafea Bshara, Guy Nakibly, Georgy Machulsky
-
Patent number: 10863009Abstract: A system, comprising: a configurable parser that comprises one or more configurable parsing engines, wherein the configurable parser is arranged to receive a packet and to extract from the packet headers associated with a set of protocols that comprises at least one protocol; a packet type detection unit that is arranged to determine a type of the packet in response to the set of protocols; and a configurable data integrity unit that comprises a configuration unit and at least one configurable data integrity engine; wherein the configuration unit is arranged to configure the at least one configurable data integrity engine according to the set of protocols; and wherein the at least one configurable data integrity engine is arranged to perform data integrity processing of the packet to provide at least one data integrity result.Type: GrantFiled: June 7, 2019Date of Patent: December 8, 2020Assignee: Amazon Technologies, Inc.Inventors: Ofer Naaman, Erez Izenberg, Nafea Bshara
-
Patent number: 10846242Abstract: Systems and methods in accordance with various embodiments of the present disclosure provide approaches for configurable allocation of ways in a cache. When a packet is received, the packet can be parsed to determine its type and a corresponding operating mode can be looked up. Based on the operating mode, one or more specific ranges of ways may be determined for the packet's data. For example, a first range of ways may be defined to include context data, a second range of ways may be defined to include descriptor data, and a third range of ways may be defined that can include both context and descriptor data. An eviction engine may clear data from and/or store data to a particular way in the cache based on the operating mode.Type: GrantFiled: December 29, 2016Date of Patent: November 24, 2020Assignee: AMAZON TECHNOLOGIES, INC.Inventors: Ofer Frishman, Guy Nakibly, Erez Izenberg
-
Publication number: 20200334186Abstract: The following description is directed to a configurable logic platform. In one example, a configurable logic platform includes host logic and a plurality of reconfigurable logic regions. Each reconfigurable region can include hardware that is configurable to implement an application logic design. The host logic can be used for separately encapsulating each of the reconfigurable logic regions. The host logic can include a plurality of data path functions where each data path function can include a layer for formatting data transfers between a host interface and the application logic of a corresponding reconfigurable logic region. The host interface can be configured to apportion bandwidth of the data transfers generated by the application logic of the respective reconfigurable logic regions.Type: ApplicationFiled: July 1, 2020Publication date: October 22, 2020Applicant: Amazon Technologies, Inc.Inventors: Asif Khan, Islam Mohamed Hatem Abdulfattah Mohamed Atta, Robert Michael Johnson, Mark Bradley Davis, Christopher Joseph Pettey, Nafea Bshara, Erez Izenberg
-
Patent number: 10790862Abstract: Systems and methods in accordance with various embodiments of the present disclosure provide approaches for mapping entries to a cache using a function, such as cyclic redundancy check (CRC). The function can calculate a colored cache index based on a main memory address. The function may cause consecutive address cache indexes to be spread throughout the cache according to the indexes calculated by the function. In some embodiments, each data context may be associated with a different function, enabling different types of packets to be processed while sharing the same cache, reducing evictions of other data contexts and improving performance. Various embodiments can identify a type of packet as the packet is received, and lookup a mapping function based on the type of packet. The function can then be used to lookup the corresponding data context for the packet from the cache, for processing the packet.Type: GrantFiled: January 7, 2019Date of Patent: September 29, 2020Assignee: Amazon Technologies, Inc.Inventors: Ofer Frishman, Erez Izenberg, Guy Nakibly
-
Patent number: 10747700Abstract: Techniques disclosed herein relate to dynamically configurable multi-stage pipeline processing units. In one embodiment, a circuit includes a plurality of processing engines and a plurality of switches. Each of the plurality of processing engines includes an input port and an output port. Each of the plurality of switches comprises two input ports and two output ports. For each processing engine, the input port of the processing engine is electrically coupled to one of the switches, the output port of the processing engine is electrically coupled to another one of the switches, and the input port of the processing engine is electrically coupled to the output port of each of the processing engines by the switches.Type: GrantFiled: December 5, 2017Date of Patent: August 18, 2020Assignee: Amazon Technologies, Inc.Inventors: Adiel Sarusi, Ron Diamant, Ori Weber, Erez Izenberg
-
Publication number: 20200257454Abstract: Methods and apparatus are disclosed for securely erasing partitions of reconfigurable logic devices such as FPGAs in a multi-tenant server environment. In one example, a method of securely erasing an FPGA includes identifying one partition of previously-programmed resources in the FPGA, erasing the identified partition by storing new values in memory or storage elements of the identified partition, and storing new values in memory or storage elements of additional external resources electrically connected to the integrated circuit and associated with the identified partition. Thus, other partitions and subsequent users of the identified partition are prevented from accessing the securely erased data. A configuration circuit, accessible by a host computer via DMA, can be programmed into the FPGA reconfigurable logic for performing the disclosed erasing operations.Type: ApplicationFiled: April 30, 2020Publication date: August 13, 2020Applicant: Amazon Technologies, Inc.Inventors: Mark Bradley Davis, Erez Izenberg, Robert Michael Johnson, Asif Khan, Islam Mohamed Hatem Abdulfattah Mohamed Atta, Nafea Bshara, Christopher Joseph Pettey
-
Patent number: 10742555Abstract: A method and corresponding apparatus for detecting network congestion. The method includes capturing, using a local clock of a sender device, a send time of an outgoing packet sent from the sender device to a receiver device through a forward route, and capturing, using the local clock of the sender device, a receive time of an acknowledgment packet sent from the receiver device to the sender device through a backward route. The acknowledgment packet contains timing information, generated using a local clock of the receiver device, for determining an internal latency of the receiver device. A round trip time is computed as a difference between the send time and the receive time. The internal latency is subtracted from the round trip time to compute a total propagation time. If the total propagation time is above a threshold, the forward route and the backward route are changed.Type: GrantFiled: December 11, 2017Date of Patent: August 11, 2020Assignee: Amazon Technologies, Inc.Inventors: Leah Shalev, Ron Diamant, Erez Izenberg, Nafea Bshara
-
Patent number: 10742779Abstract: An integrated circuit device may include a configurable packet parser that is programmable to simultaneously process multiple protocols to separate packet headers from payload data of network packets. The separated packet headers and payload data can be stored in respective memories. Replacement packet headers can be generated by a programmable header builder from the separated packet headers according to configurable commands, and new packets can be generated from the replacement packet headers and the payload data.Type: GrantFiled: March 23, 2018Date of Patent: August 11, 2020Assignee: Amazon Technologies, Inc.Inventor: Erez Izenberg
-
Patent number: 10727966Abstract: In various implementations, provided are techniques for distributing network time across a network using multiple grand masters (e.g., master time keepers). These techniques include having multiple grand masters simultaneously providing time to the network. Simultaneous means that all the grand masters are active at the same time, and none are designated as backups. In various implementations, the nodes in the network can simultaneously synchronize to network times provided by more than grand masters so that the nodes can obtain more than one network time. Using these multiple network times, nodes configured as clients can determine one network time. The client devices can then use the single network time in applications that require a time.Type: GrantFiled: August 30, 2017Date of Patent: July 28, 2020Assignee: Amazon Technologies, Inc.Inventors: Erez Izenberg, Nafea Bshara
-
Patent number: 10708241Abstract: A hardware security accelerator includes a configurable parser that is configured to receive a packet and to extract from the packet headers associated with a set of protocols. The security accelerator also includes a packet type detection unit to determine a type of the packet in response to the set of protocols and to generate a packet type identifier indicative of the type of the packet. A configurable security unit includes a configuration unit and a configurable security engine. The configuration unit configures the configurable security engine according to the type of the packet and to content of at least one of the headers extracted from the packet. The configurable security engine performs security processing of the packet to provide at least one security result.Type: GrantFiled: February 14, 2019Date of Patent: July 7, 2020Assignee: Amazon Technologies, Inc.Inventors: Ron Diamant, Nafea Bshara, Leah Shalev, Erez Izenberg
-
Patent number: 10705995Abstract: The following description is directed to a configurable logic platform. In one example, a configurable logic platform includes host logic and a plurality of reconfigurable logic regions. Each reconfigurable region can include hardware that is configurable to implement an application logic design. The host logic can be used for separately encapsulating each of the reconfigurable logic regions. The host logic can include a plurality of data path functions where each data path function can include a layer for formatting data transfers between a host interface and the application logic of a corresponding reconfigurable logic region. The host interface can be configured to apportion bandwidth of the data transfers generated by the application logic of the respective reconfigurable logic regions.Type: GrantFiled: March 21, 2019Date of Patent: July 7, 2020Assignee: Amazon Technologies, Inc.Inventors: Asif Khan, Islam Mohamed Hatem Abdulfattah Mohamed Atta, Robert Michael Johnson, Mark Bradley Davis, Christopher Joseph Pettey, Nafea Bshara, Erez Izenberg
-
Publication number: 20200151137Abstract: Apparatus and methods are disclosed herein for remote, direct memory access (RDMA) technology that enables direct memory access from one host computer memory to another host computer memory over a physical or virtual computer network according to a number of different RDMA protocols. In one example, a method includes receiving remote direct memory access (RDMA) packets via a network adapter, deriving a protocol index identifying an RDMA protocol used to encode data for an RDMA transaction associated with the RDMA packets, applying the protocol index to a generate RDMA commands from header information in at least one of the received RDMA packets, and performing an RDMA operation using the RDMA commands.Type: ApplicationFiled: December 3, 2019Publication date: May 14, 2020Applicant: Amazon Technologies, Inc.Inventors: Erez Izenberg, Leah Shalev, Nafea Bshara, Guy Nakibly, Georgy Machulsky
-
Patent number: 10642492Abstract: Methods and apparatus are disclosed for securely erasing partitions of reconfigurable logic devices such as FPGAs in a multi-tenant server environment. In one example, a method of securely erasing an FPGA includes identifying one partition of previously-programmed resources in the FPGA, erasing the identified partition by storing new values in memory or storage elements of the identified partition, and storing new values in memory or storage elements of additional external resources electrically connected to the integrated circuit and associated with the identified partition. Thus, other partitions and subsequent users of the identified partition are prevented from accessing the securely erased data. A configuration circuit, accessible by a host computer via DMA, can be programmed into the FPGA reconfigurable logic for performing the disclosed erasing operations.Type: GrantFiled: September 30, 2016Date of Patent: May 5, 2020Assignee: Amazon Technologies, Inc.Inventors: Mark Bradley Davis, Erez Izenberg, Robert Michael Johnson, Asif Khan, Islam Mohamed Hatem Abdulfattah Mohamed Atta, Nafea Bshara, Christopher Joseph Pettey
-
Patent number: 10621134Abstract: Provided are systems and methods for generating transactions with a configurable port. In some implementations, a peripheral device is provided. The peripheral device comprises a configurable port. In some implementations, the configurable port may be configured to receive a first transaction. In these implementations, the first transactions may include an address. The address may include a transaction attribute. In some implementations, the configurable port may extract the transaction attribute and a transaction address from the address. The configurable port may further generate a second transaction that includes the transaction attribute and the transaction address. The configurable port may also transmit the second transaction.Type: GrantFiled: March 23, 2018Date of Patent: April 14, 2020Assignee: Amazon Technologies, Inc.Inventors: Adi Habusha, Nafea Bshara, Itay Poleg, Erez Izenberg, Guy Nakibly, Matthew Shawn Wilson