Patents by Inventor Eric N. Paton
Eric N. Paton has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 6878592Abstract: A transistor architecture utilizes a raised source and drain region to reduce the adverse affects of germanium on silicide regions. Epitaxial growth can form a silicide region above the source and drain. The protocol can utilize any number of silicidation processes. The protocol allows better silicidation in SMOS devices.Type: GrantFiled: January 14, 2003Date of Patent: April 12, 2005Assignee: Advanced Micro Devices, Inc.Inventors: Paul R. Besser, Minh V. Ngo, Qi Xiang, Eric N. Paton
-
Patent number: 6867428Abstract: An n-type strained silicon MOSFET utilizes a strained silicon channel region formed on a silicon germanium substrate. Silicon regions are provided in the silicon geranium layer at opposing sides of the strained silicon channel region, and shallow source and drain extensions are implanted in the silicon regions. By forming the shallow source and drain extensions in silicon regions rather than in silicon germanium, source and drain extension distortions caused by the enhanced diffusion rate of arsenic in silicon germanium are avoided.Type: GrantFiled: October 29, 2002Date of Patent: March 15, 2005Assignee: Advanced Micro Devices, Inc.Inventors: Paul R. Besser, Eric N. Paton, Qi Xiang
-
Patent number: 6867080Abstract: A method is provided for eliminating uneven heating of substrate active areas during laser thermal annealing (LTA) due to variations in gate electrode density. Embodiments include adding dummy structures, formed simultaneously with the gate electrodes, to “fill in” the spaces between isolated gate electrodes, such that the spacing between the gate electrodes and the dummy structures is the same as the spacing between the densest array of device structures on the substrate surface. Since the surface features (i.e., the gate electrodes and the dummy structures) appear substantially uniform to the LTA laser, the laser radiation is uniformly absorbed by the substrate, and the substrate surface is evenly heated.Type: GrantFiled: June 13, 2003Date of Patent: March 15, 2005Assignee: Advanced Micro Devices, Inc.Inventors: Eric N. Paton, Robert B. Ogle, Cyrus E. Tabery, Qi Xiang, Bin Yu
-
Patent number: 6858503Abstract: A fabrication system utilizes a protocol for removing germanium from a top surface of a wafer. An exposure to a gas, such as a gas containing the hydrochloric acid can remove germanium from the top surface. The protocol can allow shared equipment to be used in both Flash product fabrication lines and strained silicon (SMOS) fabrication lines. The protocol allows better silicidation in SMOS devices.Type: GrantFiled: February 5, 2003Date of Patent: February 22, 2005Assignee: Advanced Micro Devices, Inc.Inventors: Minh V. Ngo, Ming-Ren Lin, Paul R. Besser, Qi Xiang, Eric N. Paton, Jung-Suk Goo
-
Patent number: 6825115Abstract: Dopant deactivation, particularly at the Si/silicide interface, is avoided by forming deep source/drain implants after forming silicide layers on the substrate and activating the source/drain regions by laser thermal annealing. Embodiments include forming source/drain extensions, forming metal silicide layers on the substrate surface and gate electrode, forming preamorphized regions under the metal silicide layers in the substrate, ion implanting to form deep source/drain implants overlapping the preamorphized regions and extending deeper into the substrate then the preamorphized regions, and laser thermal annealing to activate the deep source/drain regions.Type: GrantFiled: January 14, 2003Date of Patent: November 30, 2004Assignee: Advanced Micro Devices, Inc.Inventors: Qi Xiang, Robert B. Ogle, Eric N. Paton, Cyrus E. Tabery, Bin Yu
-
Patent number: 6811448Abstract: A fabrication system utilizes a protocol for removing native oxide from a top surface of a wafer. An exposure to a plasma, such as a plasma containing hydrogen and argon can remove the native oxide from the top surface without causing excessive germanium contamination. The protocol can use a hydrogen fluoride dip. The hydrogen fluoride dip can be used before the plasma is used. The protocol allows better silicidation in SMOS devices.Type: GrantFiled: July 15, 2003Date of Patent: November 2, 2004Assignee: Advanced Micro Devices, Inc.Inventors: Eric N. Paton, Paul R. Besser, Qi Xiang
-
Patent number: 6812106Abstract: Dopant deactivation of source/drain extensions during silicidation is reduced by forming deep source/drain regions using a disposable dummy gate as a mask, forming metal silicide layers on the deep source/drain regions, removing the dummy gate and then forming the source/drain extensions using laser thermal annealing. Embodiments include angular ion implantation, after removing the dummy gate, to form spaced apart pre-amorphized regions, ion implanting to form source/drain extension implants extending deeper into the substrate than the pre-amorphized regions, and then laser thermal annealing to activate the source/drain extensions having a higher impurity concentration at the main surface of the substrate than deeper into the substrate. Subsequent processing includes forming sidewall spacers, a gate dielectric layer and then the gate electrode.Type: GrantFiled: January 14, 2003Date of Patent: November 2, 2004Assignee: Advanced Micro Devices, Inc.Inventors: Qi Xiang, Robert B. Ogle, Eric N. Paton, Cyrus E. Tabery, Bin Yu
-
Patent number: 6806172Abstract: Nickel film formation is implemented by heating a deposition chamber during deposition of nickel on a substrate or between processing of two or more substrates or both. Embodiments include forming a nickel silicide on a composite having an exposed silicon surface by introducing the substrate to a PVD chamber having at least one heating element for heating the chamber and depositing a layer of nickel directly on the exposed silicon surface of the composite while concurrently heating the chamber with the heating element.Type: GrantFiled: April 5, 2001Date of Patent: October 19, 2004Assignee: Advanced Micro Devices, Inc.Inventors: Christy Mei-Chu Woo, Eric N. Paton, Susan Tover
-
Patent number: 6797614Abstract: A process of siliciding uses alloys to reduce the adverse affects of germanium on silicide regions. The alloy can include nickel and at least one of vanadium, tantalum, and tungsten. The process can utilize one or two annealing steps. The process allows better silicidation in SMOS devices. The silicided regions can be provided above a silicon/germanium substrate.Type: GrantFiled: May 19, 2003Date of Patent: September 28, 2004Assignee: Advanced Micro Devices, Inc.Inventors: Eric N. Paton, Paul R. Besser, Minh V. Ngo, Qi Xiang
-
Publication number: 20040180509Abstract: A method of manufacturing an integrated circuit (IC) utilizes a shallow trench isolation (STI) technique. The shallow trench isolation technique is used in strained silicon (SMOS) process. The liner for the trench is formed from a semiconductor or metal layer which is deposited in a low temperature process which reduces germanium outgassing. The low temperature process can be a CVD process.Type: ApplicationFiled: March 14, 2003Publication date: September 16, 2004Applicant: Advanced Micro Devices, Inc.Inventors: Haihong Wang, Minh-Van Ngo, Qi Xiang, Paul R. Besser, Eric N. Paton, Ming-Ren Lin
-
Patent number: 6787864Abstract: A MOSFET gate or a MOSFET source or drain region comprises silicon germanium or polycrystalline silicon germanium. Silicidation with nickel is performed to form a nickel germanosilicide that preferably comprises the monosilicide phase of nickel silicide. The inclusion of germanium in the silicide provides a wider temperature range within which the monosilicide phase may be formed, while essentially preserving the superior sheet resistance exhibited by nickel monosilicide. As a result, the nickel germanosilicide is capable of withstanding greater temperatures during subsequent processing than nickel monosilicide, yet provides approximately the same sheet resistance and other beneficial properties as nickel monosilicide.Type: GrantFiled: December 31, 2002Date of Patent: September 7, 2004Assignee: Advanced Micro Devices, Inc.Inventors: Eric N. Paton, Qi Xiang, Paul R. Besser, Ming-Ren Lin, Minh V. Ngo, Haihong Wang
-
Patent number: 6784506Abstract: A method for preventing the thermal decomposition of a high-K dielectric layer of a gate electrode during the formation of a metal silicide on the gate electrode by using nickel as the metal component of the silicide.Type: GrantFiled: August 28, 2001Date of Patent: August 31, 2004Assignee: Advanced Micro Devices, Inc.Inventors: Qi Xiang, Paul R. Besser, Matthew S. Buynoski, John Clayton Foster, Paul L. King, Eric N. Paton
-
Patent number: 6780789Abstract: Ultra-thin gate oxides are formed by exposing the upper surface of a substrate to a pulsed laser light beam in an atmosphere containing oxygen. Embodiments include exposing a silicon substrate to a pulsed laser light beam at a radiant fluence of 0.1 to 0.8 joules/cm2 for 1 to 10 nanoseconds to form a gate oxide layer having a thickness of 3 Å to 8 Å, e.g., 3 Å to 5 Å.Type: GrantFiled: August 29, 2002Date of Patent: August 24, 2004Assignee: Advanced Micro Devices, Inc.Inventors: Bin Yu, Robert B. Ogle, Eric N. Paton, Cyrus E. Tabery, Qi Xiang
-
Patent number: 6764912Abstract: The formation of metal silicides in silicon nitride spacers on a gate electrode causes bridging between a gate electrode and the source and drain regions of a semiconductor device. The bridging is prevented by forming a thin layer of silicon oxide on the silicon nitride spacers prior to forming the metal silicide layers on the device.Type: GrantFiled: August 2, 2001Date of Patent: July 20, 2004Assignee: Advanced Micro Devices, Inc.Inventors: John Clayton Foster, Eric N. Paton, Matthew S. Buynoski, Qi Xiang, Paul R. Besser, Paul L. King
-
Publication number: 20040137742Abstract: A method of manufacturing an integrated circuit (IC) utilizes a shallow trench isolation (STI) technique. The shallow trench isolation technique is used in strained silicon (SMOS) process. The liner for the trench is formed to in a low temperature process which reduces germanium outgassing. The low temperature process can be a UVO, ALD, CVD, PECVD, or HDP process.Type: ApplicationFiled: January 14, 2003Publication date: July 15, 2004Applicant: Advanced Micro Devices, Inc.Inventors: Minh-Van Ngo, Qi Xiang, Paul R. Besser, Eric N. Paton, Ming-Ren Lin
-
Patent number: 6746944Abstract: Semiconductor devices with reduced NiSi/Si interface contact resistance are fabricated by forming preamorphized regions in a substrate at a depth overlapping the subsequently formed NiSi/Si interface, ion implanting impurities to form deep source/drain implants overlapping the preamorphized regions deeper in the substrate and laser thermal annealing to activate the deep source/drain regions. Nickel silicide layers are then formed in a main surface of the substrate and on the gate electrode. Embodiments include forming deep source/drain regions with an activated impurity concentration of 1×1020 to 1×1021 atoms/cm3 at the NiSi/Si interface.Type: GrantFiled: January 14, 2003Date of Patent: June 8, 2004Assignee: Advanced Micro Devices, Inc.Inventors: Qi Xiang, Robert B. Ogle, Eric N. Paton, Cyrus E. Tabery, Bin Yu
-
Patent number: 6743689Abstract: Semiconductor devices comprising fully and partially depleted SOI transistors with accurately defined monocrystalline or substantially completely monocrystalline silicon source/drain extensions are fabricated by selectively pre-amorphizing intended source/drain extensions, ion implanting dopants into the pre-amorphized regions and laser thermal annealing to effect crystallization and activation of the source/drain extensions. Embodiments include forming a gate electrode over an SOI substrate with a gate dielectric layer therebetween, forming silicon nitride sidewall spacers on the side surfaces of the gate electrode, forming source/drain regions, forming a thermal oxide layer on the gate electrode and on the source/drain regions, removing the silicon nitride sidewall spacers, pre-amorphizing the intended source/drain extension regions, ion implanting impurities into the pre-amorphized regions and laser thermal annealing to crystallize the pre-amorphized regions and to activate the source/drain extensions.Type: GrantFiled: January 14, 2003Date of Patent: June 1, 2004Assignee: Advanced Micro Devices, Inc.Inventors: Eric N. Paton, Robert B. Ogle, Cyrus E. Tabery, Qi Xiang, Bin Yu
-
Patent number: 6730576Abstract: A strained silicon layer is grown on a layer of silicon germanium and a layer of silicon germanium is grown on the strained silicon in a single continuous in situ deposition process with the strained silicon. Shallow trench isolations are formed in the lower layer of silicon germanium prior to formation of the strained silicon layer. The two silicon germanium layers effectively provide dual substrates at both surfaces of the strained silicon layer that serve to maintain the tensile strain of the strained silicon layer and resist the formation of misfit dislocations that might otherwise result from temperature changes during processing. Consequently the critical thickness of strained silicon that can be grown without significant misfit dislocations during later processing is effectively doubled for a given germanium content of the silicon germanium layers.Type: GrantFiled: December 31, 2002Date of Patent: May 4, 2004Assignee: Advanced Micro Devices, Inc.Inventors: Haihong Wang, Paul R. Besser, Jung-Suk Goo, Minh V. Ngo, Eric N. Paton, Qi Xiang
-
Publication number: 20040061191Abstract: A MOSFET gate or a MOSFET source or drain region comprises silicon germanium or polycrystalline silicon germanium. Silicidation with nickel is performed to form a nickel germanosilicide that preferably comprises the monosilicide phase of nickel silicide. The inclusion of germanium in the silicide provides a wider temperature range within which the monosilicide phase may be formed, while essentially preserving the superior sheet resistance exhibited by nickel monosilicide. As a result, the nickel germanosilicide is capable of withstanding greater temperatures during subsequent processing than nickel monosilicide, yet provides approximately the same sheet resistance and other beneficial properties as nickel monosilicide.Type: ApplicationFiled: December 31, 2002Publication date: April 1, 2004Applicant: Advanced Micro Devices, Inc.Inventors: Eric N. Paton, Qi Xiang, Paul R. Besser, Ming-Ren Lin, Minh V. Ngo, Haihong Wang
-
Patent number: 6703648Abstract: A strained silicon p-type MOSFET utilizes a strained silicon channel region formed on a silicon germanium substrate. Silicon germanium regions are formed to the silicon germanium layer adjacent to ends of the strained silicon channel region, and shallow source and drain extensions are implanted in the silicon germanium material. The shallow source and drain extensions do not extend into the strained silicon channel region. By forming the source and drain extensions in silicon germanium material rather than in silicon, source and drain extension distortions caused by the enhanced diffusion rate of boron in silicon are avoided.Type: GrantFiled: October 29, 2002Date of Patent: March 9, 2004Assignee: Advanced Micro Devices, Inc.Inventors: Qi Xiang, Eric N. Paton, Haihong Wang