Patents by Inventor Eric Norige
Eric Norige has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9473359Abstract: Example implementations described herein are directed to a consolidated specification with information to generate and optimize the NoC. The consolidated specification can also facilitate the generation of traffic trace files. Based on the trace files, performance simulation where packets are injected in the NoC can be conducted. The consolidated specification can include parameters for bandwidth, traffic, jitter, dependency information, and attribute information depending on the desired implementation.Type: GrantFiled: June 6, 2014Date of Patent: October 18, 2016Assignee: NETSPEED SYSTEMSInventors: Sailesh Kumar, Eric Norige, Pier Giorgio Raponi
-
Patent number: 9444702Abstract: Aspects of the present disclosure are directed to methods, systems, and non-transitory computer readable mediums for selective visualization and performance characterization of one or more transactions/messages or subsets of transaction/message of a System-on-Chip (SoC) and/or Network-on-Chip (NoC), with respect to latency, throughput, packet size, data size, hop-to-hop latency breakdown, load of one or more channels, power states of one or more elements of the NoC system, transaction data, among other like performance attributes.Type: GrantFiled: February 6, 2015Date of Patent: September 13, 2016Assignee: NETSPEED SYSTEMSInventors: Pier Giorgio Raponi, Sailesh Kumar, Eric Norige
-
Patent number: 9253085Abstract: A network-on-chip configuration includes a first plurality of cores arranged in a two-dimensional mesh; a first plurality of routers, each of the first plurality of routers associated with a corresponding local one of the first plurality of cores, each of the first plurality of routers having a plurality of directional ports configured to provide connections to other ones of the first plurality of routers; a second plurality of cores disposed around a periphery of the two-dimensional mesh arrangement; and a second plurality of routers, each of the second plurality of routers associated with a corresponding local one of the second plurality of cores, and having a directional port configured to provide a connection to a neighboring one of the first plurality of routers.Type: GrantFiled: December 21, 2012Date of Patent: February 2, 2016Assignee: NetSpeed SystemsInventors: Sailesh Kumar, Eric Norige, Joji Philip, Mahmud Hassan, Sundari Mitra, Joseph Rowlands
-
Patent number: 9244880Abstract: Systems and methods for automatically building a deadlock free inter-communication network in a multi-core system are described. The example embodiments described herein involve deadlock detection during the mapping of user specified communication pattern amongst blocks of the system. Detected deadlocks are then avoided by re-allocation of channel resources. An example embodiment of the deadlock avoidance scheme is presented on Network-on-chip interconnects for large scale multi-core system-on-chips.Type: GrantFiled: August 30, 2012Date of Patent: January 26, 2016Assignee: NetSpeed SystemsInventors: Joji Philip, Sailesh Kumar, Eric Norige, Mahmud Hassan, Sundari Mitra
-
Publication number: 20150358211Abstract: Example implementations described herein are directed to a consolidated specification with information to generate and optimize the NoC. The consolidated specification can also facilitate the generation of traffic trace files. Based on the trace files, performance simulation where packets are injected in the NoC can be conducted. The consolidated specification can include parameters for bandwidth, traffic, jitter, dependency information, and attribute information depending on the desired implementation.Type: ApplicationFiled: June 6, 2014Publication date: December 10, 2015Inventors: Sailesh Kumar, Eric Norige, Pier Giorgio Raponi
-
Patent number: 9185026Abstract: Systems and methods described herein are directed to solutions for NoC interconnects that provide end-to-end uniform- and weighted-fair allocation of resource bandwidths among various contenders. The example implementations are fully distributed and involve tagging the messages with meta-information when the messages are injected in the interconnection network. Example implementations may involve routers using various arbitration phases, and making local arbitration decisions based on the meta-information of incoming messages. The meta-information can be of various types based on the number of router arbitration phases, and the desired level of sophistication.Type: GrantFiled: December 21, 2012Date of Patent: November 10, 2015Assignee: NetSpeed SystemsInventors: Sailesh Kumar, Eric Norige, Joji Philip, Mahmud Hassan, Sundari Mitra, Joseph Rowlands
-
Patent number: 9185023Abstract: Systems and methods described herein are directed to solutions for Network on Chip (NoC) interconnects that automatically and dynamically determines the position of hosts of various size and shape in a NoC topology based on the connectivity, bandwidth and latency requirements of the system traffic flows and certain performance optimization metrics such as system interconnect latency and interconnect cost. The example embodiments selects hosts for relocation consideration and determines a new possible position for them in the NoC based on the system traffic specification, shape and size of the hosts and by using probabilistic function to decide if the relocation is carried out or not. The procedure is repeated over new sets of hosts until certain optimization targets are satisfied or repetition count is exceeded.Type: GrantFiled: May 3, 2013Date of Patent: November 10, 2015Assignee: NetSpeed SystemsInventors: Eric Norige, Sailesh Kumar
-
Patent number: 9160627Abstract: Systems and methods described herein are directed to solutions for Network on Chip (NoC) interconnects that automatically and dynamically determines the topology of different NoC layers and maps system traffic flows to various routes in various NoC layers that satisfies the latency requirements of the flows. The number of layers and their topology is dynamically allocated and optimized by performing load balancing of the traffic flows between the channels and routes of different NoC layers and updating the topology of the NoC layers as they are mapped. In addition to allocating additional NoC layers and topologies to satisfy the latency requirements of the flows, the NoC layers and topologies may also be allocated to satisfy the bandwidth requirements of the flows or to provide the additional virtual channels that may be needed for deadlock avoidance and to maintain the isolation properties between various flows.Type: GrantFiled: April 4, 2013Date of Patent: October 13, 2015Assignee: NetSpeed SystemsInventors: Sailesh Kumar, Eric Norige
-
Publication number: 20150288596Abstract: The present disclosure is directed to systems and methods for connecting hosts to any router by the use of bridges. Example implementations described herein are directed to determining connections between routers and hosts based on the topology of the NoC and cost functions. Unused routers may also be removed from the NoC configuration and unused directional host ports of routers may be utilized to connect hosts together depending on a cost function and the desired implementation.Type: ApplicationFiled: April 7, 2014Publication date: October 8, 2015Applicant: NetSpeed SystemsInventors: Sailesh Kumar, Eric Norige, Pier Giorgio Raponi
-
Patent number: 9130856Abstract: Systems and methods described herein are directed to solutions for Network on Chip (NoC) interconnects that automatically and dynamically determines the number of layers needed in a NoC interconnect system based on the bandwidth requirements of the system traffic flows. The number of layers is dynamically allocated and minimized by performing load balancing of the traffic flows between the channels and routes of different NoC layers as they are mapped. Additional layers may be allocated to provide the additional virtual channels that may be needed for deadlock avoidance and to maintain the isolation properties between various system flows. Layer allocation for additional bandwidth and additional virtual channels (VCs) may be performed in tandem.Type: GrantFiled: January 28, 2013Date of Patent: September 8, 2015Assignee: NetSpeed SystemsInventors: Sailesh Kumar, Eric Norige, Joji Philip, Mahmud Hassan, Sundari Mitra, Joseph Rowlands
-
Patent number: 9054977Abstract: Example implementations described herein are directed to automatically determine an optimal NoC topology using heuristic based optimizations. First, an optimal orientation of ports of various hosts is determined based on the system traffic and connectivity specification. Second, the NoC routers to which the host's port are directly connected to are determined in the NoC layout. Third, an optimal set of routes are computed for the system traffic and the required routers and channels along the routes are allocated forming the full NoC topology. The three techniques can be applied in any combination to determine NoC topology, host port orientation, and router connectivity that reduces load on various NoC channels and improves latency, performance, and message transmission efficiency between the hosts.Type: GrantFiled: August 5, 2013Date of Patent: June 9, 2015Assignee: NetSpeed SystemsInventors: Sailesh Kumar, Amit Patankar, Eric Norige
-
Publication number: 20150103822Abstract: Systems and methods described herein are directed to solutions for Network on Chip (NoC) interconnects that support a variety of different component protocols each having different sets of data and/or metadata even after the NoC is designed and finalized. Example implementations include, automatically changing format of packets received from an originating SoC component by an originating bridge based on a NoC interface protocol and then transmitting the packet across the NoC interconnect to a destination bridge. The format may again be changed based on the protocol of the destination SoC component. The proposed protocol can be configured to map various transactions presented to it, be they packets belonging to the physical, data link layer, network layer or transport layer. As part of the mapping process, virtual channels for latency or deadlock avoidance may be created and may be maintained for the entire life of the packet within the NoC.Type: ApplicationFiled: October 15, 2013Publication date: April 16, 2015Applicant: NETSPEED SYSTEMSInventors: Jaya GIANCHANDANI, Sailesh KUMAR, Eric NORIGE, Joe ROWLANDS, Rajesh CHOPRA
-
Patent number: 9007920Abstract: Systems and methods described herein are directed to solutions for NoC interconnects that provide end-to-end uniform- and weighted-fair allocation of resource bandwidths among various contenders. The example implementations are fully distributed and involve computing weights for various channels in a network on chip (NoC) based on the bandwidth requirements of flows at the channels. Example implementations may involve using the weights to perform weighted arbitration between channels in the NoC to provide quality of service (QoS). The weights may be adjusted dynamically by monitoring the activity of flows at the channels. The newly adjusted weights can be used to perform the weighted arbitrations to avoid unfair bandwidth allocations.Type: GrantFiled: January 18, 2013Date of Patent: April 14, 2015Assignee: NetSpeed SystemsInventors: Sailesh Kumar, Eric Norige, Joji Philip, Mahmud Hassan, Sundari Mitra, Joseph Rowlands
-
Patent number: 9009648Abstract: Systems and methods for automatically building a deadlock free inter-communication network in a multi-core system are described. The example implementations described herein involve a high level specification to capture the internal dependencies of various cores, and using it along with the user specified system traffic profile to automatically detect protocol level deadlocks in the system. When all detected deadlock are resolved or no such deadlocks are present, messages in the traffic profile between various cores of the system may be automatically mapped to the interconnect channels and detect network level deadlocks. Detected deadlocks then may be avoided by re-allocation of channel resources. An example implementation of the internal dependency specification and using it for deadlock avoidance scheme is presented on Network-on-chip interconnects for large scale multi-core system-on-chips.Type: GrantFiled: January 18, 2013Date of Patent: April 14, 2015Assignee: NetSpeed SystemsInventors: Sailesh Kumar, Eric Norige, Joji Philip, Mahmud Hassan, Sundari Mitra, Joseph Rowlands
-
Publication number: 20150043575Abstract: Example implementations are directed to more efficiently delivering a multicast message to multiple destination components from a source component. Multicast environment is achieved with transmission of a single message from a source component, which gets replicated in the NoC during routing towards the destination components indicated in the message. Example implementations further relate to an efficient way of implementing multicast in any given NoC topology, wherein one or more multicast trees in the given NoC topology are formed and one of these trees are used for routing a multicast message to its intended destination components mentioned therein.Type: ApplicationFiled: August 7, 2013Publication date: February 12, 2015Applicant: NetSpeed SystemsInventors: Sailesh KUMAR, Eric NORIGE, Joe ROWLANDS, Joji PHILIP
-
Publication number: 20150036536Abstract: Example implementations described herein are directed to automatically determine an optimal NoC topology using heuristic based optimizations. First, an optimal orientation of ports of various hosts is determined based on the system traffic and connectivity specification. Second, the NoC routers to which the host's port are directly connected to are determined in the NoC layout. Third, an optimal set of routes are computed for the system traffic and the required routers and channels along the routes are allocated forming the full NoC topology. The three techniques can be applied in any combination to determine NoC topology, host port orientation, and router connectivity that reduces load on various NoC channels and improves latency, performance, and message transmission efficiency between the hosts.Type: ApplicationFiled: August 5, 2013Publication date: February 5, 2015Applicant: NETSPEED SYSTEMSInventors: Sailesh KUMAR, Amit PATANKAR, Eric NORIGE
-
Publication number: 20150032437Abstract: Systems and methods for performing multi-message transaction based performance simulations of SoC IP cores within a Network on Chip (NoC) interconnect architecture by accurately imitating full SoC behavior are described. The example implementations involve simulations to evaluate and detect NoC behavior based on execution of multiple transactions at different rates/times/intervals, wherein each transaction can contain one or more messages, with each message being associated with a source agent and a destination agent. Each message can also be associated with multiple parameters such as rate, size, value, latency, among other like parameters that can be configured to indicate the execution of the transaction by a simulator to simulate a real-time scenario for generating performance reports for the NoC interconnect.Type: ApplicationFiled: July 25, 2013Publication date: January 29, 2015Applicant: NETSPEED SYSTEMSInventors: Sailesh KUMAR, Amit PATANKAR, Eric NORIGE
-
Publication number: 20150016257Abstract: Systems and methods for automatically building a deadlock free inter-communication network in a multi-core system are described. The example implementations described herein involve automatically generating internal dependency specification of a system component based on dependencies between incoming/input and outgoing/output interface channels of the component. Dependencies between incoming and outgoing interface channels of the component can be determined by blocking one or more outgoing interface channels and evaluating impact of the blocked outgoing channels on the incoming interface channels. Another implementation described herein involves determining inter-component communication dependencies by measuring impact of a deadlock on the blocked incoming interface channels of one or more components to identify whether a dependency cycle is formed by blocked incoming interface channels.Type: ApplicationFiled: August 26, 2013Publication date: January 15, 2015Applicant: NETSPEED SYSTEMSInventors: Sailesh KUMAR, Eric NORIGE, Joji PHILIP, Joseph ROWLANDS
-
Patent number: 8934377Abstract: Systems and methods described herein are directed to solutions for Network on Chip (NoC) interconnects that supports reconfigurability to support a variety of different traffic profiles each having different sets of traffic flows after the NoC is designed and deployed in a SoC. Reconfiguration of the NoC to map and load a new traffic profile or change the currently mapped traffic profile is performed by an external optimization module which maps various transactions of a given traffic profile to the NoC and reconfigure the NoC hardware by loading the computed mapping information. As part of the mapping process, load balancing between NoC layers may be performed by automatically assigning the transactions in the traffic profile to be routed over certain NoC layers and channels, automatically determining the routes based on the bandwidth requirements of the transaction. The deadlock avoidance and isolation properties of various transactions are maintained during the mapping.Type: GrantFiled: March 11, 2013Date of Patent: January 13, 2015Assignee: NetSpeed SystemsInventors: Sailesh Kumar, Eric Norige
-
Patent number: 8885510Abstract: Systems and methods involving construction of a system interconnect in which different channels have different widths in numbers of bits. Example processes to construct such a heterogeneous channel NoC interconnect are disclosed herein, wherein the channel width may be determined based upon the provided specification of bandwidth and latency between various components of the system.Type: GrantFiled: October 9, 2012Date of Patent: November 11, 2014Assignee: NetSpeed SystemsInventors: Sailesh Kumar, Joji Philip, Eric Norige, Mahmud Hassan, Sundari Mitra