Patents by Inventor Euhan Chong
Euhan Chong has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9608845Abstract: A system comprises a transmitter coupled to a receiver through a plurality of transmission lines, wherein the transmitter comprises a continuous time linear equalizer and a voltage mode driver. The continuous time linear equalizer comprises a differential input stage, a RC degeneration network coupled to the differential input stage and a current source coupled to the differential input stage. The continuous time linear equalizer and the voltage mode driver share a same input port and a same output port.Type: GrantFiled: February 27, 2015Date of Patent: March 28, 2017Assignee: Huawei Technologies Co., Ltd.Inventor: Euhan Chong
-
Patent number: 9503251Abstract: Methods and apparatus for mitigating baseline wander in an AC coupled transmission line are provided. An apparatus includes an input node, an output node, a sampling circuit and a level-shifting output circuit. The input and output nodes couple the apparatus in parallel with a high-pass filter of the transmission line. The sampling circuit samples an input voltage at the input node. The level-shifting output circuit delivers a level-shifted version of the input voltage to the output node. The apparatus may include a first pair of synchronized switches, a second pair of synchronized switches, and a sampling capacitor therebetween. The switches are driven periodically with concurrent closure of the two pairs of switches inhibited. The sampling capacitor couples between a signal input and a reference node upon closure of the first pair of switches, and between a bias voltage and a signal output upon closure of the second pair of switches.Type: GrantFiled: January 23, 2015Date of Patent: November 22, 2016Assignee: Huawei Technologies Co., Ltd.Inventor: Euhan Chong
-
Patent number: 9467133Abstract: A comparator comprises a differential input stage comprising a first n-type transistor and a second n-type transistor, an output stage coupled to the differential input stage, a clock transistor coupled to the differential input stage and a pre-charge apparatus connected in parallel with the clock transistor.Type: GrantFiled: February 27, 2015Date of Patent: October 11, 2016Assignee: Huawei Technologies Co., Ltd.Inventor: Euhan Chong
-
Patent number: 9438211Abstract: An embodiment latch device includes a first stage having circuitry that receives a differential input and generates a clocked data signal according to a clock signal and the differential input, and a second stage connected to the first stage and having circuitry that generates differential outputs according to the clock signal and the clocked data signal. The second stage further has a reset circuit that resets a latch storage to a high value according to the clock signal.Type: GrantFiled: July 16, 2015Date of Patent: September 6, 2016Assignee: HUAWEI TECHNOLOGIES CO., LTD.Inventor: Euhan Chong
-
Publication number: 20160254932Abstract: A system comprises a transmitter coupled to a receiver through a plurality of transmission lines, wherein the transmitter comprises a continuous time linear equalizer and a voltage mode driver. The continuous time linear equalizer comprises a differential input stage, a RC degeneration network coupled to the differential input stage and a current source coupled to the differential input stage. The continuous time linear equalizer and the voltage mode driver share a same input port and a same output port.Type: ApplicationFiled: February 27, 2015Publication date: September 1, 2016Inventor: Euhan Chong
-
Publication number: 20160254806Abstract: A comparator comprises a differential input stage comprising a first n-type transistor and a second n-type transistor, an output stage coupled to the differential input stage, a clock transistor coupled to the differential input stage and a pre-charge apparatus connected in parallel with the clock transistor.Type: ApplicationFiled: February 27, 2015Publication date: September 1, 2016Inventor: Euhan Chong
-
Publication number: 20160218854Abstract: Methods and apparatus for mitigating baseline wander in an AC coupled transmission line are provided. An apparatus includes an input node, an output node, a sampling circuit and a level-shifting output circuit. The input and output nodes couple the apparatus in parallel with a high-pass filter of the transmission line. The sampling circuit samples an input voltage at the input node. The level-shifting output circuit delivers a level-shifted version of the input voltage to the output node. The apparatus may include a first pair of synchronized switches, a second pair of synchronized switches, and a sampling capacitor therebetween. The switches are driven periodically with concurrent closure of the two pairs of switches inhibited. The sampling capacitor couples between a signal input and a reference node upon closure of the first pair of switches, and between a bias voltage and a signal output upon closure of the second pair of switches.Type: ApplicationFiled: January 23, 2015Publication date: July 28, 2016Applicant: Huawei Technologies Co., Ltd.Inventor: Euhan Chong
-
Patent number: 9401700Abstract: An embodiment latch device includes a first stage having circuitry that receives a differential input and generates a clocked data signal according to a clock signal and the differential input, and a second stage connected to the first stage and having circuitry that generates differential outputs according to the clock signal and the clocked data signal. The second stage further has a reset circuit that resets a latch storage to a high value according to the clock signal.Type: GrantFiled: July 16, 2015Date of Patent: July 26, 2016Assignee: HUAWEI TECHNOLOGIES CO., LTD.Inventor: Euhan Chong
-
Patent number: 9178498Abstract: A ring oscillator comprising three or more delay cells, each of which comprises a plurality of differential input leads and a differential output lead, wherein each of the plurality of differential input leads comprises one or more inverters, wherein the three or more delay cells are inter-connected forming a plurality of loop paths, wherein each loop path connects the differential output lead of each delay cell to a corresponding differential input lead of another delay cell, wherein each loop path provides an inverter strength determined by a number of inverters in a corresponding differential input lead of each delay cell, wherein the plurality of loop paths are configured to generate an oscillating signal with an operating frequency, and wherein the operating frequency is tunable by digitally adjusting one or more inverter strengths in one or more of the plurality of loop paths.Type: GrantFiled: October 3, 2013Date of Patent: November 3, 2015Assignee: Futurwei Technologies, Inc.Inventor: Euhan Chong
-
Patent number: 9148312Abstract: An apparatus comprising a circuit configured to determine whether a data sequence comprises a pre-defined data pattern, regulate an output current based on the pre-defined data pattern, and feed the output current to a transmitter configured to transmit a bitstream comprising the data sequence. Also an apparatus for data transmission comprising a transmitter configured to transmit a bitstream comprising a number of consecutive identical digits (CIDs), and a driver coupled to the transmitter and configured to regulate an output current based on the CIDs to stabilize an output voltage, and feed the output current and output voltage to the transmitter.Type: GrantFiled: March 13, 2013Date of Patent: September 29, 2015Assignee: Futurewei Technologies, Inc.Inventor: Euhan Chong
-
Publication number: 20150188554Abstract: An apparatus comprises a ring oscillator comprising a plurality of delay stages connected in cascade and an injection apparatus comprising a plurality of injection devices, wherein the injection devices receive a reference clock from their inputs and outputs of the injection devices are coupled to respective outputs of the delay stages, and wherein each injection device comprises a polarity selection stage having inputs coupled to the reference clock and an adjustable gain stage having inputs coupled to outputs of the polarity selection stage and outputs coupled to outputs of a corresponding delay stage.Type: ApplicationFiled: December 31, 2013Publication date: July 2, 2015Applicant: FutureWei Technologies, Inc.Inventor: Euhan Chong
-
Publication number: 20150097629Abstract: A ring oscillator comprising three or more delay cells, each of which comprises a plurality of differential input leads and a differential output lead, wherein each of the plurality of differential input leads comprises one or more inverters, wherein the three or more delay cells are inter-connected forming a plurality of loop paths, wherein each loop path connects the differential output lead of each delay cell to a corresponding differential input lead of another delay cell, wherein each loop path provides an inverter strength determined by a number of inverters in a corresponding differential input lead of each delay cell, wherein the plurality of loop paths are configured to generate an oscillating signal with an operating frequency, and wherein the operating frequency is tunable by digitally adjusting one or more inverter strengths in one or more of the plurality of loop paths.Type: ApplicationFiled: October 3, 2013Publication date: April 9, 2015Applicant: Futurewei Technologies, Inc.Inventor: Euhan Chong
-
Patent number: 8860513Abstract: An apparatus comprises a ring oscillator comprising a plurality of delay cells connected in cascade, a main injection apparatus comprising a plurality of main buffers, wherein the main buffers receive a reference clock from their inputs and the outputs of the main buffers are coupled to respective inputs of the delay cells and a replica injection apparatus comprising a plurality of replica buffers, wherein the replica buffers receive the reference clock from their inputs and the replica buffers are configured such that the replica buffers are tri-stated and each output is connected to ground when the ring oscillator operates in an injection-locked mode and each output is connected to ground through a capacitor when the ring oscillator operates in a calibration mode.Type: GrantFiled: May 24, 2013Date of Patent: October 14, 2014Assignee: Futurewei Technologies, Inc.Inventor: Euhan Chong
-
Publication number: 20140269975Abstract: An apparatus comprising a circuit configured to determine whether a data sequence comprises a pre-defined data pattern, regulate an output current based on the pre-defined data pattern, and feed the output current to a transmitter configured to transmit a bitstream comprising the data sequence. Also an apparatus for data transmission comprising a transmitter configured to transmit a bitstream comprising a number of consecutive identical digits (CIDs), and a driver coupled to the transmitter and configured to regulate an output current based on the CIDs to stabilize an output voltage, and feed the output current and output voltage to the transmitter.Type: ApplicationFiled: March 13, 2013Publication date: September 18, 2014Applicant: FUTUREWEI TECHNOLOGIES, INC.Inventor: Euhan Chong
-
Patent number: 8067957Abstract: A high-speed universal serial bus (USB) transceiver includes a voltage-mode architecture for generating a USB signal. The voltage mode architecture reduces power consumption by reducing the current requirements for high-speed USB communications. The USB transceiver can include a reference voltage generator, a resistive element, and a switching element for completing and breaking a circuit including the reference voltage generator, the resistive element, and a data pin of a USB port to generate half of the differential USB signal (e.g., the D+ signal). A similar circuit can be used to generate the other half of the differential USB signal (i.e., the D? signal). The resistive element can be a set of parallel resistors in the transceiver, with the set of parallel resistors being specifically selected from a larger population of resistors to provide the specified resistance (45?±10%) in the USB transceiver.Type: GrantFiled: October 5, 2010Date of Patent: November 29, 2011Assignee: Synopsys, Inc.Inventors: Scott Howe, Dino A. Toffolon, Cameron Lacy, Euhan Chong
-
Publication number: 20110019763Abstract: A high-speed universal serial bus (USB) transceiver includes a voltage-mode architecture for generating a USB signal. The voltage mode architecture reduces power consumption by reducing the current requirements for high-speed USB communications. The USB transceiver can include a reference voltage generator, a resistive element, and a switching element for completing and breaking a circuit including the reference voltage generator, the resistive element, and a data pin of a USB port to generate half of the differential USB signal (e.g., the D+ signal). A similar circuit can be used to generate the other half of the differential USB signal (i.e., the D? signal). The resistive element can be a set of parallel resistors in the transceiver, with the set of parallel resistors being specifically selected from a larger population of resistors to provide the specified resistance (45 ?±10%) in the USB transceiver.Type: ApplicationFiled: October 5, 2010Publication date: January 27, 2011Applicant: Synopsys, Inc.Inventors: Scott Howe, Dino A. Toffolon, Cameron Lacy, Euhan Chong
-
Patent number: 7816942Abstract: A high-speed universal serial bus (USB) transceiver includes a voltage-mode architecture for generating a USB signal. The voltage mode architecture reduces power consumption by reducing the current requirements for high-speed USB communications. The USB transceiver can include a reference voltage generator, a resistive element, and a switching element for completing and breaking a circuit including the reference voltage generator, the resistive element, and a data pin of a USB port to generate half of the differential USB signal (e.g., the D+ signal). A similar circuit can be used to generate the other half of the differential USB signal (i.e., the D? signal). The resistive element can be a set of parallel resistors in the transceiver, with the set of parallel resistors being specifically selected from a larger population of resistors to provide the specified resistance (45?±10%) in the USB transceiver.Type: GrantFiled: January 13, 2010Date of Patent: October 19, 2010Assignee: Synopsys, Inc.Inventors: Scott Howe, Dino A. Toffolon, Cameron Lacy, Euhan Chong
-
Publication number: 20100109706Abstract: A high-speed universal serial bus (USB) transceiver includes a voltage-mode architecture for generating a USB signal. The voltage mode architecture reduces power consumption by reducing the current requirements for high-speed USB communications. The USB transceiver can include a reference voltage generator, a resistive element, and a switching element for completing and breaking a circuit including the reference voltage generator, the resistive element, and a data pin of a USB port to generate half of the differential USB signal (e.g., the D+ signal). A similar circuit can be used to generate the other half of the differential USB signal (i.e., the D? signal). The resistive element can be a set of parallel resistors in the transceiver, with the set of parallel resistors being specifically selected from a larger population of resistors to provide the specified resistance (45?±10%) in the USB transceiver.Type: ApplicationFiled: January 13, 2010Publication date: May 6, 2010Applicant: Synopsys, Inc.Inventors: Scott Howe, Dino A. Toffolon, Cameron Lacy, Euhan Chong
-
Patent number: 7671630Abstract: A high-speed universal serial bus (USB) transceiver includes a voltage-mode architecture for generating a USB signal. The voltage mode architecture reduces power consumption by reducing the current requirements for high-speed USB communications. The USB transceiver can include a reference voltage generator, a resistive element, and a switching element for completing and breaking a circuit including the reference voltage generator, the resistive element, and a data pin of a USB port to generate half of the differential USB signal (e.g., the D+ signal). A similar circuit can be used to generate the other half of the differential USB signal (i.e., the D? signal). The resistive element can be a set of parallel resistors in the transceiver, with the set of parallel resistors being specifically selected from a larger population of resistors to provide the specified resistance (45 ?±10%) in the USB transceiver.Type: GrantFiled: July 29, 2005Date of Patent: March 2, 2010Assignee: Synopsys, Inc.Inventors: Scott Howe, Dino A. Toffolon, Cameron Lacy, Euhan Chong
-
Patent number: 7521966Abstract: A USB transmitter 3.3V output stage includes a PMOS cascode transistor connected between a PMOS pullup transistor and a USB port data pin, an NMOS cascode transistor connected between an NMOS pulldown transistor and the data pin, and an output driver circuit that generates a pullup signal range of 0.8V to 3.3V, and a pulldown signal range of 0V to 2.5V, whereby the pullup and pulldown transistors are subjected to 2.5V gate-to-source potentials. A protection/bias circuit biases the PMOS cascode transistor during normal operation such that the pullup resistance matches the pulldown resistance, and turns off the PMOS cascode transistor to shut off the pullup path during a 5V short condition. N-wells of the PMOS pullup and cascode transistors are connected to the 3.3V supply via a resistor.Type: GrantFiled: May 31, 2006Date of Patent: April 21, 2009Assignee: Synopsys, Inc.Inventors: Euhan Chong, Dino A. Toffolon